


Abgleichanweisung für Piggy-Back-Platine

1. Flachbandkabel an beiden Laufwerken abziehen (! auf Berührung mit Netzteil!)
2. Voltmeter an 74S124, PIN 2. Mittels P-bias auf 1,4V einstellen.
3. Frequenzmesser am 74S124, PIN 7. Mittels P-range auf 4,0 MHz einstellen.
4. Flachbandkabel wieder anschließen



2.12.1980

Fehler war am 26.3.87: Boot, dann 'i stop in' in hören, danach nicht mehr.  
Ursache: Kondensator war ab (0,33µF)

INFORMATION IS CONFIDENTIAL AND RELAY TO WDC AND SHALL NOT BE DISCLOSED OR FURTHER DISCLOSED TO ANY OTHER THAN WDC EMPLOYEES WITHOUT WRITTEN AUTHORIZATION FROM WESTERN DIGITAL CORPORATION.

CHG	E.O. NO.	DATE	BY	CHKD




Fig. 1  
8" Single/Double Density Floppy Interface

- Notes:
- 1) All resistors  $\pm 5\%$
  - 2) Specifications =  
Capture Ranges  $\pm 20\%$   
Lock-up Times: 25  $\mu$ sec  
(All over pattern, MFM)

3: UNLESS OTHERWISE SPECIFIED.

DRAWN		WESTERN DIGITAL	TITLE	
CHECK			1671 - 179X Inter-Face	
DESIGN	JVJ		DWG NO.	REN
ENGR		ISSUE DATE 1/1/80	SIZE	
OPER		SCALE	B	SHEET 1 OF 1

**PRELIMINARY**

**WESTERN DIGITAL CORPORATION**

**WD1691 FLOPPY SUPPORT LOGIC (F.S.L.)**


**FEATURES**

- Direct interface to the FD179X
- Eliminates external FDC Logic
- Data Separation/RCLK GENERATION
- Write Precompensation Signals
- VFOE/WF Demultiplexing
- Programmable Density
- 2" or 5.25" Drive Compatible
- All inputs and outputs TTL Compatible
- Single +5V Supply


**BRIEF DESCRIPTION**

The WD1691 F.S.L. has been designed to minimize the external logic required to interface the 179X Family of Floppy Disk controllers to a drive. With the use of an external VCO, the WD1691 will generate the RCLK signal for the 179X, while providing an adjustment pulse (PUMP) to control the VCO frequency. VFOE/WF demultiplexing is also accomplished and Write Precompensation signals have been included to interface directly with the WD2143 Clock Generator.

The WD1691 is implemented in N-MOS silicon gate technology and is available in a plastic or ceramic 20 pin dual-in-line package.



**PIN CONNECTIONS**




## Typical Applications

Shown in Figure 1 is a Phase-Lock-Loop data separator and the support logic for a single and double-density 8" drive. The raw data (Both clock and data bits) are fed to the 1691 and 179X. The 1691 outputs its PU or PD signal, which is integrated by the .33uf capacitor and 33ohm resistor to form a control voltage for the 74SI24 VCO device. The 4.0MHZ nominal output of the VCO then feeds back to the 1691 completing the loop. The WD2143 is also used, providing write precompensation when in double-density, from tracks 44-77. The DDEN line can either be controlled by a toggle switch or a logic level from the host system.

The data separator must be adjusted with the RDD or VFOE/WF line at a Logic 1. Adjust the bias voltage potentiometer for 1.4V on pin 2 of the 74LS124 the 74SI24. Then adjust the range control to yield 4.0MHZ on pin 7 of the 74LS124 the 74SI24.

To adjust write precompensation, issue a command to the 179X so that write data pulses are present. This can be done with a 'WRITE TRACK' <sup>TO adjust</sup> command and the IP line open, or a continuous 'WRITE SECTOR' <sup>write</sup> command. With a scope on pin 4 of the 1691, adjust the precomp pot for the <sup>desired</sup> desired value. This will range from 100 to 300 ns typically. The pulse width set on pin 4 (Ø1) will be the desired precomp delay from nominal.



	SYMBOL	NAME	FUNCTION
	WDIN	WRITE DATA INPUT	Ties directly to the 179X WD pin.
1, 4, 19	$\overline{\phi 2}, \overline{\phi 3}, \overline{\phi 1}, \overline{\phi 4}$	PHASE 2, 3, 1, 4	4 Phase inputs to generate a desired Write Precompensation delay. These signals tie directly to the WD2143 Clock Generator.
	STB	STROBE	Strobe output from the 1691. Strobe will latch at a high level on the leading edge of WDIN and reset to a low level on the leading edge of $\phi 4$ .
	WDOUT	WRITE DATA OUTPUT	Serial, pre-compensated Write data stream to be sent to the disk drive's WD line.
	WG	WRITE GATE	Ties directly to the 179X WG pin.
	$\overline{VFOE/WF}$	VFO ENABLE/ WRITE FAULT	Ties directly to the 179X $\overline{VFOE/WF}$ pin.
	TG43	TRACK 43	Ties directly to the 179X TG43 pin, If Write Precompensation is required on TRACKS 44-76.
	V <sub>ss</sub>	V <sub>ss</sub>	Ground
	$\overline{RDD}$	READ DATA	Composite clock and data stream input from the drive.
	RCLK	READ CLOCK	RCLK signal generated by the 1691, to be tied to the 179X RCLK pin.
	$\overline{PU}$	PUMP UP	Tri-state output that will be forced high when the 1691 requires an increase in VCO frequency.
	$\overline{PD}$	PUMP DOWN	Tri-state output that will be forced low when the 1691 requires a decrease in VCO frequency.
	$\overline{DDEN}$	Double Density Enable	Double Density Select input. When Inactive (High), the VCO frequency is internally divided by two.
	VCO	Voltage Controlled Oscillator	A nominal 4.0MHz (8" drive) or 2.0MHz (5.25" drive) master clock input.
7, 18	EARLY LATE	EARLY LATE	EARLY and LATE signals from the 179X, used to determine Write Precompensation.
0	V <sub>cc</sub>	V <sub>cc</sub>	=5V $\pm$ 10% power supply

## Device Description

The WD1691 is divided into two sections:

- 1) Data Recovery Circuit
- 2) Write precompensation Circuit

The Data Separator or Recovery Circuit has four inputs:  $\overline{DDEN}$ , VCO,  $\overline{RDD}$ , and  $\overline{VFOE/WF}$ ; and three outputs: PU,  $\overline{PD}$  and RCLK. The  $\overline{VFOE/WF}$  input is used in conjunction with the Write Gate signal to enable the Data recovery circuit. When Write Gate is high, a write operation is taking place, and the data recovery circuits are disabled, regardless of the state on any other inputs.


When  $\overline{VFOE/WF}$  and WRITE GATE are low, the data recovery circuit is enabled. When the  $\overline{RDD}$  line goes Active Low, the PU or  $\overline{PD}$  signals will become active. If the  $\overline{RDD}$  line has made its transition in the beginning of the RCLK window, PU will go from a HI-Z state to a Logic 1, requesting an increase in VCO frequency. If the  $\overline{RDD}$  line has made its transition at the end of the RCLK window, PU will remain in a HI-Z state while  $\overline{PD}$  will go to a logic zero, requesting a decrease in VCO frequency. When the leading edge of  $\overline{RDD}$  occurs in the center of the RCLK window, both PU and  $\overline{PD}$  will remain tri-stated, indicating that no adjustment of the VCO frequency is needed. The RCLK signal is a divide-by-16 ( $\overline{DDEN}=1$ ) or a divide-by-8 ( $\overline{DDEN}=0$ ) of the VCO frequency.

WG	$\overline{VFOE/WF}$	$\overline{RDD}$	PU+ $\overline{PD}$
1	X	X	HI-Z
0	1	X	HI-Z
0	0	1	HI-Z
0	0	0	Enable

The Write Precompensation circuit has been designed to be used with the WD 2143-01 clock generator. When the 1691 is operated in a "single density only" mode, write precompensation as well as the 2143-01 is not needed. In this case,  $\overline{\phi 1}$ ,  $\overline{\phi 2}$ ,  $\overline{\phi 3}$ ,  $\overline{\phi 4}$ , and STB should be tied together,  $\overline{DDEN}$  left open, and TG43 tied to ground.

In the double-density mode ( $\overline{DDEN}=0$ ), the signals Early and Late are used to select a phase input ( $\overline{\phi 1} - \overline{\phi 4}$ ) on the leading edge of WDIN. The STB line is latched high when this occurs, causing the 2143-01 to start its pulse generation.  $\overline{\phi 2}$  is used as the write data pulse on nominal (Early=Late=0),  $\overline{\phi 2}$  is used for early, and  $\overline{\phi 3}$  is used for late. The leading edge of  $\overline{\phi 4}$  resets the STB line in anticipation of the next write data pulse. When TG43=0 or  $\overline{DDEN}=1$ , Precompensation is disabled and any transitions on the WDIN line will appear on the WDout line. If write precompensation is desired on all tracks, leave TG43 open (an internal pull-up will force a Logic 1) while  $\overline{DDEN}=0$ .


The signals,  $\overline{DDEN}$ , TG43, and  $\overline{RDD}$  have internal pull-up resistors and may be left open if a logic 1 is desired on any of these lines.



$TG_{43} = \frac{1}{2}$   
 $\overline{DDEN} = \text{"0"}$

$TG_{43} = \text{"1"}$   
 $\overline{DDEN} = \text{"0"}$

WRITE DATA TIMING (MEM)



$TG_{43} = \text{"0"}$   
 $\overline{DDEN} = \text{"1"}$

$TG_{43} = \text{"0"}$   
 $\overline{DDEN} = \text{"1"}$

WRITE DATA TIMING (FM)