

```

01234567890123456789  ** RSX-11M V3.2 **  DK3:[140,3]736QRCM.MAP;1  9-MAY-83  17:33:01  01234567890123456789
01234567890123456789  ** RSX-11M V3.2 **  COPY 1 OF 1  9-MAY-83  17:33:01  01234567890123456789
01234567890123456789  ** RSX-11M V3.2 **  DELETION NOT SPECIFIED  9-MAY-83  17:33:01  01234567890123456789

```

```

77777777  333333  666666  QQQQQQ  RRRRRRRR  OOOOOO  MM  MM
77777777  333333  666666  QQQQQQ  RRRRRRRR  OOOOOO  MM  MM
      77  33  33  66  QQ  QQ  RR  RR  OO  OO  MMMM  MMMM
      77  33  33  66  QQ  QQ  RR  RR  OO  OO  MMMM  MMMM
      77  33  66  QQ  QQ  RR  RR  OO  OO  MM  MM  MM
      77  33  66  QQ  QQ  RR  RR  OO  OO  MM  MM  MM
      77  33  66666666  QQ  QQ  RRRRRRRR  OO  OO  MM  MM
      77  33  66666666  QQ  QQ  RRRRRRRR  OO  OO  MM  MM
      77  33  66  66  QQ  QQ  QQ  RR  RR  OO  OO  MM  MM
      77  33  66  66  QQ  QQ  QQ  RR  RR  OO  OO  MM  MM
      77  33  33  66  66  QQ  QQ  RR  RR  OO  OO  MM  MM
      77  33  33  66  66  QQ  QQ  RR  RR  OO  OO  MM  MM
77  333333  666666  QQQQ  QQ  RR  RR  OOOOOO  MM  MM
77  333333  666666  QQQQ  QQ  RR  RR  OOOOOO  MM  MM

```

```

....
....
....
....

```

```

MM  MM  AAAAAA  PPPPPPPP  ;;;;  11
MM  MM  AAAAAA  PPPPPPPP  ;;;;  11
MMMM  MMMM  AA  AA  PP  PP  ;;;;  1111
MMMM  MMMM  AA  AA  PP  PP  ;;;;  1111
MM  MM  MM  AA  AA  PP  PP  11
MM  MM  MM  AA  AA  PP  PP  11
MM  MM  AA  AA  PPPPPPPP  ;;;;  11
MM  MM  AA  AA  PPPPPPPP  ;;;;  11
MM  MM  AAAAAAAAAA  PP  ;;;;  11
MM  MM  AAAAAAAAAA  PP  ;;;;  11
MM  MM  AA  AA  PP  ;;  11
MM  MM  AA  AA  PP  ;;  11
MM  MM  AA  AA  PP  ;;  111111
MM  MM  AA  AA  PP  ;;  111111

```

```

01234567890123456789  ** RSX-11M V3.2 **  DK3:[140,3]736QRCM.MAP;1  9-MAY-83  17:33:01  01234567890123456789
01234567890123456789  ** RSX-11M V3.2 **  COPY 1 OF 1  9-MAY-83  17:33:01  01234567890123456789
01234567890123456789  ** RSX-11M V3.2 **  DELETION NOT SPECIFIED  9-MAY-83  17:33:01  01234567890123456789

```

```

MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD ROM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD ROM
MLE -- *DIAG* Overlapping section TEST
MLE -- *DIAG* Undefined external: COPSW
MLE -- *DIAG* Undefined external: DIVIDE
MLE -- *DIAG* Undefined external: NVMRD
MLE -- *DIAG* Undefined external: NVMREL
MLE -- *DIAG* Undefined external: NVMWR
MLE -- *DIAG* Undefined external: SWMODE
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD ROM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD ROM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD ROM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD ROM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section HLD RAM
MLE -- *DIAG* Overlapping section SSARAM
MLE -- *DIAG* Undefined external: COPSW
MLE -- *DIAG* Undefined external: DIVIDE
MLE -- *DIAG* Undefined external: NVMRD
MLE -- *DIAG* Undefined external: NVMREL
MLE -- *DIAG* Undefined external: NVMWR
MLE -- *DIAG* Undefined external: SWMODE
MLE -- *DIAG* Undefined external: COPSW
MLE -- *DIAG* Undefined external: DIVIDE
MLE -- *DIAG* Undefined external: NVMRD
MLE -- *DIAG* Undefined external: NVMREL
MLE -- *DIAG* Undefined external: NVMWR
MLE -- *DIAG* Undefined external: SWMODE

```

Section	Type	Status	Base	Length	Range	
.REL.	Rel	Float	0	0	0	FFFF
PRTBUF	Rel	Float	0	2000	0	2000
LU1RAM	Rel	Float	2000	2F6	2000	27FF
LU3RAM	Rel	Fixed	2300	19D	2000	27FF
DEV RAM	Rel	Fixed	24A0	123	2000	27FF
PRIRAM	Rel	Fixed	25F0	6	2000	27FF
SUPRAM	Rel	Fixed	2600	4B	2000	27FF
HLD RAM	Rel	Fixed	2650	11	2000	27FF
SSARAM	Rel	Fixed	2670	8	2000	27FF
TESTD	Rel	Fixed	2680	65	2000	27FF
SYSTAK	Rel	Float	2700	100	2700	2800
LUITBL	Rel	Fixed	C000	DC0	A000	FFEF
DEVTBL	Rel	Fixed	D000	200	A000	FFEF
DEVROM	Rel	Fixed	D200	997	A000	FFEF
PRIROM	Rel	Fixed	DC00	74	A000	FFEF
LU1ROM	Rel	Fixed	DD00	AD1	A000	FFEF
LU3ROM	Rel	Fixed	E900	5FA	A000	FFEF
SUPER	Rel	Fixed	EF00	5B7	C000	FFFF
HLDROM	Rel	Fixed	F500	3F5	C000	FFFF
SSAROM	Rel	Fixed	F900	142	C000	FFFF

TEST	Rel	Fixed	FB00	27C	C000	FFFF
VERS	Rel	Fixed	FE00	50	C000	FFFF
PSRDM	Rel	Fixed	FE60	11	A000	FFFF
•VEC•	Rel	Fixed	FFF0	10	FFF0	10000

Global	Value	Global	Value	Global	Value
ABOFLG	2601	ABOREQ	26C0	ACKFLG	25AD
ACKREQ	25AC	ALARM	F490	AUTDMP	FB0A
BSYFLG	25AA	BUSY	26C2	CANFLG	2651
CANREQ	2651	CHNFLG	228D	CLKII	F3E8
CLKINI	F43F	CNFLI	FE4F	CONCHK	FD6A
COPSW	undef	CSTART	EF00	CTIMER	F3A6
DIOCP1	D243	D6LPI	D22E	DEV\$H	D209
DEV\$L	D20D	DEV\$M	D20E	DEV\$P	D211
DEV\$S	D214	DEVCAS	25A5	DEVCHK	D489
DEVCR	D6D8	DEV DAT	D45B	DEVFF	D708
DEVFW	25BF	DEVHCT	D208	DEVHP	2588
DEVHYP	D21C	DEVIRQ	D7B2	DEVL D	25A2
DEVLDT	D228	DEVL F	D6FC	DEVMDN	25A6
DEVMPL	25A0	DEVMPP	25A1	DEVOUT	D461
DEVPD	25A3	DEVPDT	D23D	DEVPOR	D250
DEVPUT	D333	DEV RST	D2FE	DEVSIZ	25C1
DEVSSD	D227	DEVSTA	D4F3	DEVTBN	25A7
DEVTST	DAA6	DIVIDE	undef	EBCGCT	C000
ENAF LG	2606	ERROR	F4A4	EXSTAT	26C7
FLTFLG	2580	FLTREQ	25AF	FLTTIM	D21F
HLDFLG	2650	HLDREQ	260F	HLDTIM	D221
HOLD	F500	HTOFLG	2655	LEDSET	F45B
LPS	FE67	LSTCDM	2616	LSTORD	2617
LU1DVP	E781	LU1EC1	D204	LU1EC2	D205
LU1POR	DD00	LU1PRI	DDC1	LU1RFL	E733
LU1RFW	E76D	LU1RST	DD39	LU1UVP	E79C
LU3AFG	2488	LU3BUF	2400	LU3DVP	EEDA
LU3EC1	D206	LU3EC2	D207	LU30FG	2489
LU3POR	E900	LU3PRI	E991	LU3RFL	EE9D
LU3RFW	EEB4	LU3RST	E90F	LU3UVP	EEC5
MAXMPL	D200	MAXMPP	D201	NVMRD	undef
NVMREL	undef	NVMWR	undef	PASWIT	F9D9
PBUFR	50	PEAB	1050	PEACT	1010
PIDENT	8	PKEYIN	2	PMODE	10
PMPP	18	PMSA	12	PMSL	14
PORDER	2608	PPARS	17	PRIKEY	25F4
PRINTM	DC14	PRIPOR	DC00	PRIRST	DC0A
PRISEN	25F5	PRISTA	25F0	PRISWI	25F2
PSENSE	3	PSPOR	FE66	PSTATS	0
PSWSTA	1	PTSTM	4A	READFL	F2E2
ROMMPL	D202	ROMMPP	D203	RPTFLG	2652
RPTREQ	2652	RSTFLG	260B	SETCAS	DB76
SETDFL	DB77	SETDFW	DB78	SETDLM	DB79
SSA	F900	SSAPDR	FA22	STIMER	F371
SWBYT3	261D	SWFLAG	2623	SWMODE	undef
SWVEC	261A	TEST	FB00	TMODE1	F8E7
VERSIO	FE10				