

Honeywell



LEVEL 6

HARDWARE

MODEL 43/53

CENTRAL

PROCESSOR

UNIT (VOL. I)

This document and the information contained herein are confidential to and the property of Honeywell Information Systems Inc. and are made available only to Honeywell employees for the sole purpose of maintaining Honeywell's products. This document, any copy thereof and the information contained herein shall be maintained in strictest confidence; shall not be copied in whole or in part except as authorized by the employee's manager; and shall not be disclosed or distributed (a) to persons who are not Honeywell employees, or (b) to Honeywell employees for whom such information is not necessary in connection with their assigned responsibilities. Upon request, or when the employee in possession of this document no longer has need for the document for the authorized Honeywell purpose, this document and any copies thereof shall be returned to the employee's manager. There shall be no exceptions to the terms and conditions set forth herein except as authorized in writing by the responsible Honeywell Vice President.

This document and the information contained herein are confidential to and the property of Honeywell Information Systems Inc. and are made available only to Honeywell employees for the sole purpose of maintaining Honeywell's products. This document, any copy thereof and the information contained herein shall be maintained in strictest confidence; shall not be copied in whole or in part except as authorized by the employee's manager; and shall not be disclosed or distributed (a) to persons who are not Honeywell employees, or (b) to Honeywell employees for whom such information is not necessary in connection with their assigned responsibilities. Upon request, or when the employee in possession of this document no longer has need for the document for the authorized Honeywell purpose, this document and any copies thereof shall be returned to the employee's manager. There shall be no exceptions to the terms and conditions set forth herein except as authorized in writing by the responsible Honeywell Vice President.

MODEL 43/53
CENTRAL PROCESSOR UNIT
(Volume I)

Document No. 71010300-201 Order No. FN28A, Rev. 1

This manual has been revised to the -201 level.
It supersedes all previous issues.

CONTENTS

Section		Page
I	INTRODUCTION	1-1
1.1	General Description	1-1
1.2	Reference Documentation	1-5
1.3	Software Visible Registers	1-5
	1.3.1 Base Registers	1-5
	1.3.2 Data Registers	1-5
	1.3.3 Indicator Register	1-6
	1.3.4 Mode Registers	1-6
	1.3.5 Program Counter	1-6
	1.3.6 Remote Descriptor Base Register	1-6
	1.3.7 Status/Security Register	1-6
	1.3.8 Stack Pointer	1-7
1.4	Data Word Formats	1-7
	1.4.1 Memory Data	1-7
	1.4.2 Addresses	1-7
	1.4.3 Signed Integer Data Word	1-8
	1.4.4 Signed Integer Data Byte	1-8
	1.4.5 Sign Extended Integer Byte in Word	1-8
	1.4.6 Unsigned Integer Word	1-9
	1.4.7 Unsigned Integer Byte	1-9
	1.4.8 Unsigned Integer Byte in Word	1-9
	1.4.9 Signed Integer Double-Word	1-9
1.5	Instruction Word Formats	1-9
	1.5.1 Double-Operand Instructions	1-10
	1.5.2 Single-Operand Instructions	1-10
	1.5.3 Input/Output Instructions	1-11
	1.5.3.1 Data and Command I/O Instructions	1-11
	1.5.3.2 Address and Range Output Instructions	1-12
	1.5.4 Short Value Immediate Instructions	1-13
	1.5.5 Branch on Register Instructions	1-14
	1.5.6 Branch on Indicator Instructions	1-14
	1.5.7 Shift Instructions	1-15
	1.5.7.1 Shift Short Format	1-15
	1.5.7.2 Shift Long Format	1-15
	1.5.8 Generic Instructions	1-16
1.6	CPU/Memory Effective Addressing	1-16
	1.6.1 Displacement Address Type	1-17
	1.6.2 Address Syllable	1-17

CONTENTS

Section	Page
1.6.2.1	1-17
1.6.2.2	1-20
1.6.2.3	1-20
1.6.3	1-23
1.6.3.1	1-24
1.6.3.2	1-24
1.6.3.3	1-25
1.6.3.4	1-25
1.6.3.5	1-26
1.7	1-26
Memory Address Boundaries	1-26
II	
THEORY OVERVIEW	2-1
2.1	2-1
2.1.1	2-1
2.1.2	2-3
2.1.3	2-3
2.1.3.1	2-3
2.1.3.2	2-3
2.1.3.3	2-4
2.1.4	2-4
2.1.5	2-4
2.1.6	2-4
2.1.7	2-5
2.1.7.1	2-5
2.1.7.2	2-5
2.1.7.3	2-5
2.1.7.4	2-6
2.1.7.5	2-6
2.1.7.6	2-6
2.1.7.7	2-6
2.1.7.8	2-6
2.1.7.9	2-7
2.1.7.10	2-7
2.1.7.11	2-7
2.1.7.12	2-8
2.1.7.13	2-8
2.1.7.14	2-8
2.1.7.15	2-8
2.1.8	2-8
2.1.9	2-9
2.1.9.1	2-9
2.1.9.2	2-11
2.1.9.3	2-12

CONTENTS

Section		Page
	2.1.9.4	Memory Management Unit 2-12
	2.1.9.5	Cache Memory 2-14
	2.1.9.6	Hexadecimal Decoder 2-15
	2.1.9.7	Subcommand Generator 2-15
	2.1.9.8	Constant Generators 2-15
	2.1.9.9	Control Panels 2-15
2.2	Megabus Operations	2-28
	2.2.1	Master/Slave Relationship 2-29
	2.2.2	Megabus Usage 2-29
2.3	Megabus Formats	2-31
	2.3.1	Channel Numbers 2-31
	2.3.2	Unit Addressing 2-32
	2.3.3	Memory Read 2-33
	2.3.4	Memory Write 2-33
2.4	CPU Firmware Overview	2-33
	2.4.1	Initialize 2-34
	2.4.2	Instruction Fetch 2-34
	2.4.3	WDT/RTC Servicing 2-34
	2.4.4	Control Panel Service 2-34
	2.4.5	Address Formation 2-36
	2.4.6	CIP Address Formation 2-36
	2.4.7	Indirect/Indexing/Operand Fetch 2-36
	2.4.8	Instruction Execution 2-36
	2.4.9	Result Write 2-36
	2.4.10	Trap and Interrupt 2-36
		2.4.10.1 Traps 2-37
		2.4.10.2 Interrupts 2-37
	2.4.11	Quality Logic Test 2-37
III	FIRMWARE OPERATION	3-1
	3.1	Firmware Word 3-1
		3.1.1 Left Select (LS) Field 3-1
		3.1.2 Right Select (RS) Field 3-3
		3.1.3 Central Processor Board, Internal Bus (DI) Field 3-3
		3.1.4 RALU Destination (AD) Field 3-4
		3.1.5 RALU Function (AF) Field 3-4
		3.1.6 RALU Source (AS) Field 3-7
		3.1.7 Processor Clock (CK) Speed Control Field 3-8
		3.1.8 Internal Bus (BI) Selectro Control Field 3-8
		3.1.9 Select Modify (SM) Field 3-12
		3.1.10 Megabus (BS) Control Field 3-13
		3.1.11 General Purpose (GP) Micro-Op Field 3-19
		3.1.12 Test Condition (TC) Field 3-24
		3.1.13 Branch Type (BR) Field 3-28
		3.1.14 C Field 3-31
		3.1.15 Next Address (NA) Field 3-31

CONTENTS

Section		Page
3.2	Traps	3-31
3.2.1	Dedicated Memory Locations	3-31
3.2.2	Trap Save Area	3-32
3.2.2.1	Entry 1	3-32
3.2.2.2	Entry 2	3-32
3.2.2.3	Entry 3	3-32
3.2.2.4	Entry 4	3-32
3.2.2.5	Entry 5	3-32
3.2.2.6	Entry 6	3-33
3.2.2.7	Entry 7	3-34
3.2.2.8	Entry 8	3-34
3.2.3	Interrupt Save Area	3-34
3.2.4	Trap Handler Procedures	3-34
3.2.5	Trap Functionality	3-34
3.3	Interrupts	3-35
3.3.1	Interrupt Vectors	3-36
3.3.2	Activity Flags	3-36
3.3.3	LEV Instruction	3-38
IV	HARDWARE OPERATION	4-1
4.1	Master Clock	4-1
4.1.1	Clock Initialization Network	4-3
4.1.2	Clock Stall Network	4-3
4.1.2.1	Read Cycle Initiate Stalls	4-3
4.1.2.2	Write Initiate Stalls	4-4
4.1.2.3	Data Stalls	4-4
4.1.3	Clock Cycle Generator	4-4
4.2	Control Store	4-4
4.2.1	Control Store Local Register	4-4
4.2.2	Control Store Addressing	4-6
4.3	Next Address Generation (NAG) Logic	4-6
4.3.1	Test Logic	4-8
4.3.2	Branch Logic	4-8
4.3.3	LINK Register	4-8
4.3.4	Address Generator	4-8
4.3.4.1	XO Branch	4-9
4.3.4.2	XL Branch	4-9
4.3.4.3	XA Branch	4-9
4.3.4.4	XB Branch	4-9
4.3.4.5	XR Branch	4-9
4.3.4.6	XE Branch	4-9
4.3.4.7	XW Branch	4-9
4.3.4.8	XF Branch	4-9
4.4	Microprocessor	4-9
4.4.1	Microinstruction Decoder	4-10
4.4.2	Register File	4-10
4.4.3	Q Register	4-12
4.4.4	Data Source Selector	4-12
4.4.5	Arithmetic/Logic Unit	4-12

CONTENTS

Section		Page
	4.4.5.1 Look-Ahead Logic	4-14
	4.4.5.2 Overflow Logic	4-15
	4.4.5.3 Zero Detection Logic	4-15
	4.4.6 Data Output Selector	4-15
	4.4.7 Shift Logic	4-16
	4.4.7.1 Single Left Shift	4-17
	4.4.7.2 Double Left Shift	4-17
	4.4.7.3 Single Right Shift	4-18
	4.4.7.4 Double Right Shift	4-18
4.5	RALU Addressing	4-19
4.6	Internal Bus	4-20
4.7	CPU Registers	4-22
	4.7.1 Indicator Register	4-22
	4.7.1.1 Arithmetic Indicators	4-22
	4.7.1.2 Bit Test Indicator	4-22
	4.7.1.3 Input/Output Indicator	4-24
	4.7.1.4 Comparison Indicators	4-24
	4.7.2 LINK Register	4-24
	4.7.3 Counter Type Registers	4-24
	4.7.3.1 Counter Register	4-24
	4.7.3.2 Select Register	4-25
	4.7.3.3 Byte Indexing Register	4-25
	4.7.4 Instruction Register	4-25
	4.7.5 H Register	4-25
	4.7.6 Status/Security Register	4-25
	4.7.7 P Register	4-25
	4.7.8 Memory Address Register	4-26
	4.7.9 Megabus Register	4-26
	4.7.10 Interrupt Register	4-26
	4.7.11 M Register	4-26
4.8	CPU Control Flip-Flops	4-27
	4.8.1 SIGN Flip-Flop	4-27
	4.8.2 MISC Flip-Flop	4-27
	4.8.3 SHIN1 Flip-Flop	4-27
	4.8.4 SHIN2 Flip-Flop	4-27
	4.8.5 ZERO Flip-Flop	4-28
	4.8.6 WRAP Flip-Flop	4-28
	4.8.7 NEWXR Flip-Flop	4-28
	4.8.8 ACK Flip-Flop	4-28
	4.8.9 YELLOW and PARER Flip-Flops	4-28
	4.8.10 EXTRAP, INTBSY, and TICK Flip-Flops	4-29
	4.8.11 LOAD, TRAFFIC, and PANOK Flip-Flops	4-29
	4.8.12 EFFRING, NONPROC, NOCHECK, SEGERR, and PROV Controls	4-29
4.9	Miscellaneous CPU Hardware	4-30
	4.9.1 Random Access Memory	4-30
	4.9.1.1 RAM Location 0	4-31
	4.9.1.2 RAM Locations 1 through 3	4-32
	4.9.1.3 RAM Location 4	4-32

CONTENTS

Section		Page
	4.9.1.4 RAM Location 5	4-32
	4.9.1.5 RAM Location 6	4-32
	4.9.1.6 RAM Location 7	4-32
	4.9.1.7 RAM Location 8	4-32
	4.9.1.8 RAM Location 9	4-32
	4.9.1.9 RAM Location A	4-32
	4.9.1.10 RAM Location B	4-32
	4.9.1.11 RAM Location C	4-32
	4.9.1.12 RAM Location D	4-32
	4.9.1.13 RAM Location E	4-33
	4.9.1.14 RAM Location F	4-33
	4.9.2 Bootload PROM	4-33
	4.9.3 Address Bus	4-34
	4.9.4 Memory Management Unit	4-34
	4.9.5 Cache Memory	4-34
	4.9.6 Hexadecimal Decoder	4-35
	4.9.7 Subcommand Generator	4-35
	4.9.8 Constant Generators	4-37
	4.9.9 Control Panel	4-37
4.10	Megabus Network	4-37
	4.10.1 Interface Logic	4-37
	4.10.1.1 Timing Signal Lines	4-37
	4.10.1.2 Information Signal Lines	4-40
	4.10.1.3 Information Control Signal Lines	4-40
	4.10.1.4 Status/Error Signal Lines	4-41
	4.10.1.5 Tie-Breaking Control Signals	4-42
	4.10.1.6 Operational Control Signals	4-42
	4.10.2 Megabus Network Operation	4-43
	4.10.3 Megabus Tie-Breaking Function	4-44
	4.10.4 Memory Read Request	4-46
	4.10.4.1 Double-Word Fetch	4-46
	4.10.4.2 Single Word Fetch	4-46
	4.10.5 Response Summation	4-48
	4.10.6 Megabus Register	4-48
	4.10.6.1 P1 and P2 Buffers	4-48
	4.10.6.2 BD Buffer	4-49
4.11	Interrupt Control Logic	4-49
	4.11.1 Address Compare Logic	4-49
	4.11.2 Level Check Logic	4-50
	4.11.3 Interrupt Register	4-50
4.12	Full Control Panel	4-53
	4.12.1 Physical Characteristics	4-54
	4.12.2 Principles of Operation	4-54
	4.12.2.1 Control Panel Functionality	4-59
	4.12.2.2 Data Input Devices	4-60
	4.12.2.3 Register Displays	4-60

CONTENTS

Section		Page	
	4.12.2.4	Panel Controls/ Indicators	4-60
	4.12.2.5	Panel Lock Request	4-67

ILLUSTRATIONS

Figure		Page
1-1	CPU Communications Block Diagram	1-3
1-2	CPU/Megabus Interface Signals	1-3
1-3	CPU Functional Block Diagram	1-4
1-4	Address Syllable	1-18
2-1	CPU Major Block Diagram	2-2
2-2	Full Control Panel	2-17
2-3	Basic Control Panel	2-26
2-4	Typical Level 6 System	2-29
2-5	Megabus Formats	2-31
2-6	CPU Firmware Overview Flow Chart	2-35
2-7	Dedicated Memory Locations in SAF	2-38
2-8	Dedicated Memory Locations in LAF	2-39
3-1	Firmware Word Format	3-2
4-1	Master Clock Logic	4-2
4-2	Control Store Local Register	4-5
4-3	Next Address Generation Logic	4-7
4-4	Microprocessor Functional Overview	4-11
4-5	Internal Bus Sources and Destinations	4-23
4-6	RAM Format	4-31
4-7	Subcommand Generator Logic	4-36
4-8	Bus Timing Diagram	4-44
4-9	Megabus Tie-Breaking Logic	4-45
4-10	Megabus Control and Memory Read Request Logic	4-47
4-11	Address Compare Logic	4-51
4-12	Level Check Logic	4-52
4-13	Interrupt Register	4-53
4-14	Interconnections and Rocker Arm Switch Assembly	4-55
4-15	Control Panel to CPU Signal Cable Connections	4-56
4-16	CPU Panel Control Logic	4-57
4-17	Key-Pad Array Logic	4-63

TABLES

Table		Page
1-1	Address Syllable Notation	1-19
2-1	Full Control Panel Switches and Indicators	2-18
2-2	Control Panel Register Selection	2-24
2-3	Basic Control Panel Switches and Indicators	2-26
2-4	Common Types of Megabus Operations	2-30
2-5	Trap Even, Trap Vectors, and Halt Locations	2-40
3-1	Left Select Codes	3-3
3-2	Right Select Codes	3-3
3-3	Central Processor Board Internal Bus Codes	3-4
3-4	RALU Destination Codes	3-5
3-5	RALU Function Codes	3-6
3-6	RALU Source Codes - AS Field	3-7
3-7	RALU Source Codes - AS/AF Field	3-8
3-8	Clock Speed Codes	3-8
3-9	Internal Bus Codes, Constants	3-9
3-10	Internal Bus Codes Selector	3-10
3-11	Internal Bus Control Indicators	3-11
3-12	Select Modify Codes	3-13
3-13	Register Selection	3-14
3-14	Megabus Control Codes	3-15
3-15	General Purpose Micro-Op Codes	3-20
3-16	Test Condition Codes	3-24
3-17	Test Condition 10 (Group A)	3-27
3-18	Test Condition 10 (Group B)	3-28
3-19	Test Condition 10 (Group C)	3-28
3-20	Test Condition 20 (Group M)	3-28
3-21	Branch Type Codes	3-29
3-22	Next Address Code	3-31
3-23	Level Assignments for Interrupt Events	3-35
3-24	LEV Operand Decode	3-39
4-1	RALU Logical and Arithmetic Operations	4-13
4-2	RALU Shift Operations	4-16
4-3	M Register Format	4-26
4-4	Megabus Interface Signals	4-38
4-5	Control Panel to CPU Internal Bus Bit Assignments	4-59

LOGIC SYMBOLOLOGY

