

DataGeneral

DIAGNOSTIC LISTING

LISTING

096-000423-00

PROGRAM

MICRO NOVA LOGIC TEST

TAPE

095-000423-00

ABSTRACT

THE MICRO NOVA LOGIC TEST IS A MAINTENANCE PROGRAM DESIGNED TO TEST THE MICRO NOVA CENTRAL PROCESSING UNIT. IT IS A FUNCTIONAL TEST OF THE LOGIC USED TO IMPLEMENT THE MICRO NOVA INSTRUCTION SET. ALSO INCLUDED IS A MINIMUM LEVEL TEST OF THE CPU I/O INSTRUCTIONS, TELETYPE I/O, AND PROGRAM INTERRUPT.

0001 MNLGC MACRO REV 04.00

12118103 12/03/76

```
01
02
03
04
05
06
07
08 /*****
09 /
10 / NAME: MNLGCT.SR          PART NUMBER: 094-000034
11 /
12 / DESCRIPTION: MICRO NOVA LOGIC TEST
13 /
14 /
15 / REVISION HISTORY:
16 /
17 /     REV.          DATE
18 /
19 /     00           12/03/76
20 /
21 /
22 / COPYRIGHT (C) DATA GENERAL CORPORATION, 1976
23 / ALL RIGHTS RESERVED.
24 /*****
```

10002 MNLGC

```
01 /
02 /
03 /
04 /
05 /
06 /
07 /
08 /
09 /
10 /
11 /
12 /
13 /
14 /
15 /
16 /
17 /
18 /
19 /
20 /
21 /
22 /
23 /
24 /
25 /
26 /
27 /
28 /
29 /
30 /
31 /
32 /
33 /
34 /
35 /
36 /
37 /
38 /
39 /
40 /
41 /
42 /
43 /
44 /
45 /
46 /
47 /
48 /
49 /
50 /
51 /
52 /
53 /
54 /
55 /
56 /
57 /
58 /
59 /
60 /
```

MICRO NOVA LOGIC TEST

11. ABSTRACT

THE MICRO-NOVA LOGIC TEST IS A MAINTENANCE PROGRAM DESIGNED TO TEST THE MICRO-NOVA CENTRAL PROCESSING UNIT. IT IS A FUNCTIONAL TEST OF THE LOGIC USED TO IMPLEMENT THE MICRO-NOVA INSTRUCTION SET, ALSO INCLUDED IS A MINIMUM LEVEL TEST OF THE CPU I/O INSTRUCTIONS, TELETYPE I/O, AND PROGRAM INTERRUPT.

12. MACHINE REQUIREMENTS

12.1 MICRO NOVA PROCESSOR

12.2 4K OF READ/WRITE MEMORY

12.3 BASIC I/O TELETYPE INTERFACE

14. OPERATING PROCEDURE

14.1 VERIFY THAT THE MICRO-NOVA WILL PERFORM ALL CONSOLE FUNCTIONS, I.E, EXAMINE/EXAMINE NEXT DEPOSIT/DEPOSIT NEXT ACIS EXAMINE/DEPOSIT

14.2 LOAD THE PROGRAM VIA THE BINARY LOADER.

14.3 NORMAL STARTING ADDRESS IS 200

14.4 OPTIONAL STARTING ADDRESSES ARE:

170 START WITH OUT CAT/KITTEN

171 START WITH CAT/KITTEN(MUST HAVE BEEN PREVIOUSLY LOADED.)

14.5 IF NOT A AUTO-START FROM DTOS THE MACHINE SHOULD HALT AT LOC. 503, THIS VERIFIES CPU CAN HALT IF THERE IS AN ERROR, PROCEED BY TYPING A "P".

14.6 PROCESSOR SHOULD CONTINUE TO RUN WITHOUT HALTING TELETYPE SHOULD STUTTER FOR 60 CHARACTERS

THE TYPEOUT "PASS" SHOULD OCCUR AND THE TEST SHOULD CONTINUE TO LOOP WITH THE TELETYPE RUNNING AT A SLOWER RATE IF THERE ISN'T CAT/KITTEN LOADED.

14.7 TO RESTART , START AT LOC 170,171

SEE SEC. 4.4

15. ERROR DESCRIPTION

15.1 DETECTED ERRORS WILL CAUSE THE PROGRAM TO DO A PROCESSOR HALT.

15.2 RECORD THE STATE OF THE PROCESSOR AND REGISTERS AT THE TIME OF THE HALT, CONSULT THE LISTING AT THE ADDRESS OF THE ERROR HALT FOR PROBABLE CAUSES OF THE FAILURE, CONSTRUCT A LOOP THAT WILL REPEAT THE FAILURE AND SCOPE AS REQUIRED.

16. PROGRAM DESCRIPTION

THIS PROGRAM IS A COLLECTION OF SMALL TESTS, EACH TEST IN SEQUENCE BASED ON PREVIOUS TESTS WORKING AND DESIGNED TO TEST AS SMALL AN ADDITIONAL PIECE OF THE LOGIC AS POSSIBLE.

17. CAT/KITTEN OPERATION

IF THE PROGRAM WAS LOADED FROM DTOS WITH CAT OR KITTEN THE PROGRAM WILL RUN IT IN THE BACKGROUND AFTER ONE PASS OF USING THE TTY INTERRUPTS, THE PROGRAM WILL RUN MUCH SLOWER ALLOWING THE CAT/KITTEN AMPLE TIME TO COMPLETE A PASS.

NOTE:

LOCATION 170 CAN BE USED AS A STARTING ADDRESS TO OMIT CAT/KITTEN OPERATION.

0003 MNLGC

.TITL MNLGCT

DEFINE MICRO NUVA/NOVA 3 SPECIAL INSTRUCTIONS

| | | | | |
|----|--------|----------------------|--------------|-------------------------|
| 02 | | | | |
| 03 | | | | |
| 04 | | | | |
| 05 | 061401 | .UIAC PSH = 061401 | IUIB AC,1 | PUSH STACK |
| 06 | 061601 | .UIAC POP = 061601 | IUIB AC,1 | POP STACK |
| 07 | 062401 | .DUSR SAVE = 062401 | IUIC 0,1 | SAVE ON STACK |
| 08 | 062601 | .DUSR RTN = 062601 | IUIC 0,1 | STACK RETURN |
| 09 | 061001 | .DIAC MTSP = 061001 | | MOVE TO STACK POINTER |
| 10 | 060001 | .UIAC MTFP = 060001 | | MOVE TO FRAME POINTER |
| 11 | 061201 | .DIAC MFSP = 061201 | | MOVE FROM STACK POINTER |
| 12 | 060201 | .UIAC MFFP = 060201 | | MOVE FROM FRAME POINTER |
| 13 | 071077 | .DUSR RTCEN=071077 | IUDA 2,77 | ENABLE RTC |
| 14 | 065077 | .DUSR RTCDS=065077 | IUDA 1,77 | DISABLE RTC |
| 15 | 100010 | .DUSR TRAP= 100010 | IALC#,NO SKP | TRAP INSTR. |
| 16 | 061277 | .DUSR I,RST=061277 | IODAC 0,CPU | I/O RESET |
| 17 | | | | |
| 18 | 073301 | .DUSR MMUL= DUCC 2,1 | IMUL | MULTIPLY |
| 19 | 073101 | .DUSR MDIV= DUCC 2,1 | IDIV | DIVIDE |

10004 MNLGC

| | | | | | |
|----|--------|--|--|-------------------|----------------------------|
| 01 | 000000 | | | | .LOC 0 |
| 02 | 000007 | | | DIRT | |
| 03 | 100000 | | | 00 | |
| 04 | 000045 | | | | .LOC 45 |
| 05 | 000147 | | | EGGS | |
| 06 | 000060 | | | | .LOC 60 |
| 07 | 000046 | | | TPLUC: 45 | |
| 08 | 000047 | | | TPADR: 47 | |
| 09 | 100024 | | | C24: 100024 | |
| 10 | 100034 | | | C34: 100034 | |
| 11 | 100037 | | | C37: 100037 | |
| 12 | 000001 | | | K1: 1 | |
| 13 | 000002 | | | K2: 2 | |
| 14 | 000003 | | | K3: 3 | |
| 15 | 000004 | | | K4: 4 | |
| 16 | 000006 | | | K6: 6 | |
| 17 | 000010 | | | K10: 10 | |
| 18 | 000020 | | | K20: 20 | |
| 19 | 000040 | | | K40: 40 | |
| 20 | 000100 | | | K100: 100 | |
| 21 | 000200 | | | K200: 200 | |
| 22 | 000377 | | | K377: 377 | |
| 23 | 000400 | | | K400: 400 | |
| 24 | 001000 | | | K1000: 1000 | |
| 25 | 002000 | | | K2000: 2000 | |
| 26 | 004000 | | | K4000: 4000 | |
| 27 | 010000 | | | K10000: 10000 | |
| 28 | 020000 | | | K20000: 20000 | |
| 29 | 040000 | | | K40000: 40000 | |
| 30 | 100000 | | | K100000: 100000 | |
| 31 | 020400 | | | KLDA: 20400 | J= TO AN LDA 0,, OFF PAGE0 |
| 32 | 000300 | | | K300: 300 | |
| 33 | 100300 | | | K0300: 0300 | |
| 34 | 020252 | | | K25252: 25252 | |
| 35 | 052525 | | | K52525: 52525 | |
| 36 | 125251 | | | KCBE: 125251 | EVEN # BITS |
| 37 | 052525 | | | KCBO: 052525 | ODD # BITS |
| 38 | 077777 | | | K07777: 077777 | |
| 39 | 000405 | | | K405: 405 | |
| 40 | 001400 | | | KJRET: JMP 0,3 | JJSR RETURNS TYPE JMP |
| 41 | 100001 | | | KCOM: COM 0,0,SKP | |
| 42 | 000000 | | | K0: 0 | |
| 43 | 000074 | | | K60: 60 | |
| 44 | 000000 | | | KATSW: 0 | J=1 IF CAT/KITTEN STARTED |

10005 MNLGC

```

01 00126 000074 TESTK: 000.
02 00127 000215 K215: 215
03 00130 000212 K212: 212
04 00131 000323 K323: 323
05 00132 000133 ADKTST: KTST
06 00133 000000 KTS1: 0
07 00134 000000 0
08 00135 000000 0
09
10 00136 000320 K320: 320
11 00137 002300 JMP3K: JMP #300
12 00140 000001 PKR00: 1
13 00141 000001 PKR01: 1
14 00142 004034 LLOOP: LOOPL
15 00143 004030 SETUL: SETLP
16 00144 003752 AMANG: RANGN
17 00145 004602 IMMUL: XHMUL
18 00146 004564 IMMUI: HMD
19
20 00147 000000 EGGS: 0 I/AUTO RUN SW
21 00150 000000 0 I/DEV CODE
22 00151 000000 0 I/CAT SW
23 00152 000000 0 I/# PASSES THIS RUN
24 00153 000000 0 I/DOS RETURN ADDRESS
25 000170 .LOC 170
26 I/START HERE TO RUN W/O CAT/KITTEN
27 00170 102441 NOCAT: SUBO 0,0,SKP
28 00171 102000 STCAT: AUC 0,0
29 00172 040151 STA 0,EGGS+2 I/SET CAT SWITCH
30 00173 002174 JMP #,+1
31 00174 000470 RESTR
32 000200 .LOC 200
33 00200 002202 START: JMP #BGNADR I/NORMAL START
34 00201 000000 0
35 00202 000470 BGNADR: RESTR
36
37 I/LOCATIONS 277-301 RESERVED FOR TESTING
38
39 00277 000000 .LOC 277
40 00300 000000 0
41 00301 000000 0
42
43 000470 .LOC 470
44 I/RESTART AT THIS POINT
45 00470 102400 RESTR: SUB 0,0
46 00471 040125 STA 0,KATSW
47 00472 101400 INC 0,0
48 00473 040140 STA 0,PKR00
49 00474 040141 STA 0,PKR01
50 00475 000403 JMP AAA

```

10006 MNLGC

```

01 000500 .LOC 500
02 00500 061277 AAA: DUAL 0,CPU
03 00501 020147 LDA 0,EGGS
04 00502 101005 MOV 0,0,SNR I/DON'T HALT IF AUTO=RUN
05 00503 063077 HALT I/TO TEST HALT INSTRUCTION
06 I/THIS SERIES WILL VERIFY THAT AN ALC
07 I/INSTRUCTION WILL NOT SKIP/THEN SKIP UNCONDITIONALLY
08 I/ERR HALT INDICATES EXTRANEIOUS SKIP
09 00504 020066 AIA: LDA 0,K2 I/AC0 = 2
10 00505 072077 MSKO 2 I/MASK OUT TTI INT.
11 00506 100000 COM 0,0 I/COM SHD NOT CAUSE SKIP IR13,14,15=000
12 00507 100001 COM 0,0,SKP I/COM SKIP ALWAYS IR13,14,15=001
13 00510 063077 HALT
14

```

10007 MNLGC

```
01
02
03
04
05
06 00511 102022
07 00512 063077
08
09 00513 102023
10 00514 102002
11 00515 063077
12
13 00516 102026
14 00517 063077
15
16 00520 102043
17 00521 063077
18
19 00522 102042
20 00523 102003
21 00524 063077
22
23
24 00525 102046
25 00526 102003
26 00527 063077
27
28
29 00530 102022
30 00531 063077
31
32 00532 102040
33 00533 102023
34 00534 102002
35 00535 063077
36
37
38
39 00536 102023
40 00537 102002
41 00540 063077

      ITEST CARRY (CRY FLUP) AND SKIP LOGIC
IA9A:  ADCZ 0,0,SZC      IZC,IR14,NOT IR15
      HALT              IZERO INPUT TO CARRY FAILED
      ADCZ 0,0,SNC      ISNC NOT SEE CALC,IR15
      ADC 0,0,SZC       IALSO TEST ZERO HOLD OF CRY
      HALT              IF CRY=1 SEE NOT IR12 OR
IA9B:  ADCZ 0,0,SEZ      ICARRY=0 ZC,IR14,NOT IR15
      HALT              INVOLVES SAME GATES AS SZC (?)
      ADC0 0,0,SNC      ITEST FOR TRUE CALC=IR15
      HALT              I1'S INPUT TO CRY CALC WAS NOT 1
      ADC0 0,0,SZC      ITEST FOR CALC,IR15 FALSE
      ADC 0,0,SNC       IALSO TEST ONES HOLD OF CRY
      HALT              IF CRY=0 SEE NOT IR12
IA9C:  ADC0 0,0,SEZ      IAGAIN TEST NOT ZC,IR14,NOT IR15
      ADC 0,0,SNC       ISAME GATES AS LAST TEST (SZC)
      HALT              IEXCEPT FOR ZR,IR13
      IOF TRANSITION TO 0 ON ZC
IA9D:  ADCZ 0,0,SZC      ISKIP ON ZC,IR14,NOT IR15
      HALT              ISEE CRY,IR11 THROUGH NOT SCI
      ADC0 0,0
      ADCZ 0,0,SNC      ISET CRY=1
      ADC 0,0,SZC       ITRANSITION CRY TO 0
      HALT              ICHECK 0 REALLY GOT THERE
      ICRY=0 IS SNC FAILED
      ICARRY=0 COMING INTO NEXT TEST CHECK NOT CRY,NOT IR10
IA9E:  ADCZ 0,0,SNC      IALSO NOT (CRY,IR11)
      ADC 0,0,SZC       ICRY SHD HAVE STAYED 0
      HALT              IALSO ZC AND LOAD CARRY USED
```

10008 MNLGC

```
01
02
03
04
05 00541 102020
06 00542 102042
07 00543 102003
08 00544 063077
09
10
11
12 00545 102020
13 00546 102002
14 00547 102003
15 00550 063077
16
17
18 00551 102040
19 00552 102003
20 00553 102002
21 00554 063077
22
23
24
25
26 00555 102020
27 00556 102052
28 00557 102002
29 00560 063077
30
31
32 00561 102040
33 00562 102033
34 00563 102003
35 00564 063077

      ITEST CARRY TO TRANSITION FROM 0 TO 1
IA9F:  ADCZ 0,0
      ADC0 0,0,SZC      ISET CRY=1
      ADC 0,0,SNC       IMAKE IT=1 AGAIN NOT CRY,IR10
      HALT              IDID 1 REALLY GET TO CRY
      IIF CRY=1 SZC FAILED
      ITEST COMPLIMENT OF CARRY IR11,IR10
IA9G:  ADCZ 0,0
      ADC0 0,0,SZC      ISET CRY=0
      ADC 0,0,SNC       ITRANS CRY 0 TO 1 (SZC NOT)
      HALT              ICRY SHD=1
      ICRY=0 SEE CALC,LOAD CARRY
IA9H:  ADC0 0,0
      ADC0 0,0,SNC      ISET CRY=1
      ADC 0,0,SZC       IZC SHD BE TRUE (NOT SNC)
      HALT              ICARRY SHD REALLY=0
      ICRY=1 SEE ZC AND LOAD CARRY
      ITEST CARRY NO LOAD IR12=1 TO PREVENT CARRY CHANGE
IA9I:  ADCZ 0,0
      ADC0# 0,0,SZC     INO LOAD CRY IR12=1
      ADC 0,0,SZC       IALSO TEST ZERO HOLD OF CRY
      HALT              ICALC,IR12
IA9J:  ADC0 0,0
      ADCZ# 0,0,SZC     ICRY SHD STAY=1 IR12=1
      ADC 0,0,SNC       IZC,NOT LOAD CARRY
      HALT
```

10009 MNLGC

```
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
```

TEST FOR ADC TO SET AC0=MOSTLY 1'S AND SNR TO SKIP
START BUILDING INSTRUCTIONS TO CREATE CONSTANTS
VERY LITTLE LOGIC IS VERIFIED YET

IA20:
ADC 0,0,SNR JANY RESULT IN AC0 SHD CAUSE SKP
HALT JAC0 ANYTHING BUT 0 IS SNR FAILED

JSZR SHOULD NOT SKIP WHEN AC0 NOT=0

IA21:
ADC 0,0,SZR JTEST A2 INDICATES AC0 NOT=0
ADC 0,0,SNR JAS RESULT OF AN ADC
HALT JSZR SKIPPED IF AC0 NOT=0

JATTEMPT TO GENERATE AN ALL 0'S CONSTANT VIA ADC*COM
JALSO TESTS SZR TO SKIP IN GROSS CASE

IA22:
ADC 0,0 JADC MAY NOT YET=-1
COM 0,0,SZR JOR COM MAY ALSO FAIL
J RESULT DOES NOT=0
HALT JRESULT IN AC0 SHOULD HELP TO
JAC0=0 IS SZR FAILED TO SKIP IR15=0 IN SKIP LOGIC

JTEST ZERO CARRY SKIP FROM COM 0,0

IA23:
ADCZ 0,0 J0 TO CARRY=1 TO AC0
COM 0,0,SZC JACARRY SHD STILL=0
HALT

JTEST SKIP EITHER ZERO WITH BOTH AC AND CARRY=0

IA24:
ADCZ 0,0 J0 TO CARRY=1 TO AC0
COM 0,0,SEZ JBOTH RESULT AND CARRY=0
HALT JSEZ FAILED BOTH=0

JTEST SKIP EITHER ZERO WITH AC=0 AND CARRY=1

IA25:
ADCO 0,0 JRES=0 BUT CARRY=1
COM 0,0,SEZ JSEE ZR,IR13,NOT IR15
HALT

10010 MNLGC

```
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
```

THE NEXT SERIES OF TESTS VERIFY
THAT REFERENCING ONE AC DOES NOT DISTURB THE OTHERS
MACRO ACITS JAC ISOLATION TEST#1

JACIA1:
ADC A2,A2
COM A2,A2 JSET ACA2 TO 0
ADC A3,A3 JSET ACA3 TO -1
ADC A4,A4 JSET ACA4 TO -1
ADC A5,A5 JSET ACA5 TO -1
MOV A2,A2,SZR JTEST ACA2 TO STILL=0
HALT JACA3 DESTINATION DISTURBED ACA2

ACITS 00 0 1 2 3

JACI00:
ADC 0,0
COM 0,0 JSET AC0 TO 0
ADC 1,1 JSET AC1 TO -1
ADC 2,2 JSET AC2 TO -1
ADC 3,3 JSET AC3 TO -1
MOV 0,0,SZR JTEST AC0 TO STILL=0
HALT JAC1 DESTINATION DISTURBED AC0

ACITS 01 1 2 3 0

JACI01:
ADC 1,1
COM 1,1 JSET AC1 TO 0
ADC 2,2 JSET AC2 TO -1
ADC 3,3 JSET AC3 TO -1
ADC 0,0 JSET AC0 TO -1
MOV 1,1,SZR JTEST AC1 TO STILL=0
HALT JAC2 DESTINATION DISTURBED AC1

ACITS 02 2 3 0 1

JACI02:
ADC 2,2
COM 2,2 JSET AC2 TO 0
ADC 3,3 JSET AC3 TO -1
ADC 0,0 JSET AC0 TO -1
ADC 1,1 JSET AC1 TO -1
MOV 2,2,SZR JTEST AC2 TO STILL=0
HALT JAC3 DESTINATION DISTURBED AC2

ACITS 03 3 0 1 2

JACI03:
ADC 3,3
COM 3,3 JSET AC3 TO 0
ADC 0,0 JSET AC0 TO -1
ADC 1,1 JSET AC1 TO -1
ADC 2,2 JSET AC2 TO -1
MOV 3,3,SZR JTEST AC3 TO STILL=0
HALT JAC0 DESTINATION DISTURBED AC3

10011 MNLGC

01
02
03 THE FOLLOWING TESTS INSURE 0'S ISOLATION
04 OF AC TO AC

05
06 .MACRO ACIT2 0'S ISOLATION TEST
07
08 FACI011
09 ADC A2,A2 ISET ACA2=-1
10 COM A2,A3 ISET 0'S TO ACA3
11 COM A2,A4 ISET 0'S TO ACA4
12 COM A2,A5 ISET 0'S TO ACA5
13 COM A2,A2,SZR IACA2 SHD STILL=-1
14 HALT I0'S TO ACA3 DISTURBED ACA2

15 X
16 ACIT2 04 0 1 2 3

17 FACI041
18 ADC 0,0 ISET AC0=-1
19 COM 0,1 ISET 0'S TO AC1
20 COM 0,2 ISET 0'S TO AC2
21 COM 0,3 ISET 0'S TO AC3
22 COM 0,0,SZR IAC0 SHD STILL=-1
23 HALT I0'S TO AC1 DISTURBED AC0
24 ACIT2 05 1 2 3 0

25 FACI051
26 ADC 1,1 ISET AC1=-1
27 COM 1,2 ISET 0'S TO AC2
28 COM 1,3 ISET 0'S TO AC3
29 COM 1,0 ISET 0'S TO AC0
30 COM 1,1,SZR IAC1 SHD STILL=-1
31 HALT I0'S TO AC2 DISTURBED AC1
32 ACIT2 06 2 3 0 1

33 FACI061
34 ADC 2,2 ISET AC2=-1
35 COM 2,3 ISET 0'S TO AC3
36 COM 2,0 ISET 0'S TO AC0
37 COM 2,1 ISET 0'S TO AC1
38 COM 2,2,SZR IAC2 SHD STILL=-1
39 HALT I0'S TO AC3 DISTURBED AC2
40 ACIT2 07 3 0 1 2

41 FACI071
42 ADC 3,3 ISET AC3=-1
43 COM 3,0 ISET 0'S TO AC0
44 COM 3,1 ISET 0'S TO AC1
45 COM 3,2 ISET 0'S TO AC2
46 COM 3,3,SZR IAC3 SHD STILL=-1
47 HALT I0'S TO AC0 DISTURBED AC3
48
49

10012 MNLGC

01
02
03 AT THIS POINT IN THE TEST THE FOLLOWING
04 ITEMS HAVE BEEN VERIFIED
05 11. NONE OF THE ALC INSTRUCTIONS SKIP EXTRANEOUSLY
06 12. CRY CAN BE SET TO 1 OR 0 AND CRY SKIPS
07 FUNCTION CORRECTLY
08 13. A CONSTANT OTHER THAN 0 CAN BE GENERATED
09 BY AN ADC ANY AC TO ITSELF
10 14. A CONSTANT THAT AT LEAST APPEARS TO=0 CAN
11 BE GENERATED BY AN ADC+COM ANY AC TO ITSELF
12 15. ANY AC MAY BE REFERENCED BY EITHER
13 AN ADC OR COM WITHOUT DISTURBING THE OTHERS
14 16. SNR SKIPS ON -1 DOES NOT SKIP ON 0
15 17. SZR SKIPS ON 0 DOES NOT SKIP ON -1
16 18. NO TRANSFER (IR 12=1) INHIBITS CARRY CHANGE

17 ITEST LEFT SHIFT OF A 1 INTO 0 CRY

18 IA40:
19 00672 102000 ADCZ 0,0
20 00673 101102 MOVL 0,0,SZC IMAKE LEFT SHIFT CRY IN=1
21 00674 101003 MOV 0,0,SNC ITEST FOR CRY REALLY=1
22 00675 063077 HALT ILEFT SHIFT IR9 FAILED

23 ITEST LEFT SHIFT OF A 0 INTO A CRY OF 1
24 IA41:
25 00676 100103 COML 0,0,SNC ICRY INPUT (ZC)
26 00677 101002 MOV 0,0,SZC I0ID 0 REALLY GET TO CRY
27 00700 063077 HALT ILEFT SHIFT (IR9) 0 INTO CRY
28
29

10013 MNLGC

```
01
02
03
04
05 00701 102020      ADCZ 0,0      |AC0=-1 CRY=0
06 00702 100105      COML 0,0,SNR |TEST RESULT LEVELS=0
07 00703 101004      MOV 0,0,SZR  |AND ACTUAL RESULT=0
08 00704 063077      HALT         |AC0 L SHOULD=0
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
```

TEST FOR NO BITS TO PICK UP ON SHIFT LEFT

JA42:

TEST THE TRANSFER OF A CRY=1 INTO BIT 15 AC 0

JA43:

IN ABOVE TEST ALU LEVEL INPUT IS NOT SCI (FALSE)

TEST BIT 15=1 STRAIGHT TRANSFER THROUGH

JA44:

FOR "NOT SUM 15" FALSE INTO ZR AND'S IN SKP LOGIC

TEST RIGHT SHIFT LOGIC INTO CRY

TEST ONES SHIFT INTO A 0 CRY

TEST OF IR0=1 ENABLES RIGHT SHIFT INPUTS

JA45:

TEST INPUT TO CRY=1

JA46:

TEST RIGHT 0 INPUT TO CRY=1

JA47:

CRY SHOULD=0

10014 MNLGC

```
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
```

TEST FOR NO BITS TO PICK UP ON RIGHT SHIFT

JA48:

EXAMINE AC0 TO DETERMINE BITS PICKED SHIFT RIGHT

SHIFT CRY=1 RIGHT INTO BIT 0

ALSO TEST BIT 0=1 INTO NOT ZR

JA49:

FOR NOT SUM 0 INTO ZR AND GATES IN SKIP LOGIC (AC0=100000)

TEST RIGHT SHIFT OF AC0=0'S INTO AC1

START BUILDING DOUBLE REGISTERS FOR TEST USAGE

JA50:

TRANSFER CRY=1 INTO AC1 BIT 0 SHIFT RIGHT

JA51:

ABOVE TESTS WERE TO VERIFY TRANSFER OF AC0 TO AC OCCURS

RIGHT SHIFT OR CHY=1 TO BIT 0 WAS PREV. VERIFIED

10015 MNLGC

```
01          ISETUP NEXT SERIES OF RIGHT SHIFT TESTS
02 00747 102040      ADCC 0,0
03 00750 100200      COMM 0,0
04 00751 101005      MOV 0,0,SNR
05 00752 063077      HALT          IBIT 0 SETUP FAILED
06
07 00753 101200      MOVR 0,0
08 00754 101200      MOVR 0,0
09 00755 101200      MOVR 0,0
10 00756 101200      MOVR 0,0
11 00757 101200      MOVR 0,0
12 00760 101200      MOVR 0,0
13 00761 101200      MOVR 0,0
14 00762 101200      MOVR 0,0
15 00763 101200      MOVR 0,0
16 00764 024075      LDA 1,K100
17 00765 100414      SUB# 0,1,SZR          ICHECK INTERMEDIATE RESULT
18 00766 063077      HALT          IAC0 == AC1 ?
19 00767 101200      MOVR 0,0
20 00770 101200      MOVR 0,0
21 00771 101200      MOVR 0,0
22 00772 101200      MOVR 0,0
23 00773 101200      MOVR 0,0
24 00774 101200      MOVR 0,0
25 00775 105205      ASR15: MOVR 0,1,SNR          ITEST BIT 15=1 R TO CRY
26 00776 125004      MOV 1,1,SZR          IAC1 SHD=0'S
27 00777 063077      HALT
28 01000 125003      MOV 1,1,SNC          IAND CRY SHD=1
29 01001 063077      HALT
```

10016 MNLGC

```
01          ILEFT SHIFT SINGLE BIT TESTS
02          ISET UP A 1 IN BIT 15
03
04 01002 102040      ADCC 0,0
05 01003 100104      COML 0,0,SZR
06 01004 101005      MOV 0,0,SNR
07 01005 063077      HALT          IAC0 SHD=1 SETUP FAILED
08
09 01006 101100      MOVL 0,0
10 01007 101100      MOVL 0,0
11 01010 101100      MOVL 0,0
12 01011 101100      MOVL 0,0
13 01012 101100      MOVL 0,0
14 01013 101100      MOVL 0,0
15 01014 101100      MOVL 0,0
16 01015 101100      MOVL 0,0
17 01016 024100      LDA 1,K400
18 01017 122414      SUB# 1,0,SZR          ICHECK INTERMEDIATE RESULT
19 01020 063077      HALT          IAC0 = AC1?
20
21 01021 101100      MOVL 0,0
22 01022 101100      MOVL 0,0
23 01023 101100      MOVL 0,0
24 01024 101100      MOVL 0,0
25 01025 101100      MOVL 0,0
26 01026 101100      MOVL 0,0
27 01027 101100      MOVL 0,0
28 01030 105105      ASL15: MOVL 0,1,SNK          IAC0=100000
29 01031 125004      MOV 1,1,SZR          IRESULT LEFT SHD=0'S
30 01032 063077      HALT          IPICKED UP EXTRA BITS LEFT
31 01033 125003      MOV 1,1,SNC
32 01034 063077      HALT          ILOST CARRY LAST LEFT SHIFT
```

10017 MNLGC

```
01
02      ISET UP SERIES OF RIGHT SHIFT TESTS
      IBY SETTING AC0 TO 077777
03 01035 102000      ADC 0,0
04 01036 102040      COM0R 0,0      ISEQUENCE MOST LIKELY TO
05 01037 100000      COM 0,0      ISET AC0=077777
06 01040 110005      CUM 0,2,SNR
07 01041 063077      HALT
08 01042 105000      MOV 0,1      ISETUP FAILED CRY=0 TO BIT 0
09 01043 150000      CUM 2,2      IPRETEST INSTRUCTION
10 01044 132000      ADC 1,0      ICHECK SEQUENCE
11 01045 150000      COM 2,2,SZR  IJUST TO MAKE SURE IT WORKS
12 01046 063077      HALT      ICOMPARE OF AC0=077777 FAILED
13
14 01047 101240      MOVOR 0,0
15 01050 101240      MOVOR 0,0
16 01051 101240      MOVOR 0,0
17 01052 101240      MOVOR 0,0
18 01053 101240      MOVOR 0,0
19 01054 101240      MOVOR 0,0
20 01055 101240      MOVOR 0,0
21 01056 101240      MOVOR 0,0
22 01057 101240      MOVOR 0,0
23 01060 101240      MOVOR 0,0
24 01061 101240      MOVOR 0,0
25 01062 101240      MOVOR 0,0
26 01063 101240      MOVOR 0,0
27 01064 101240      MOVOR 0,0
28 01065 101240      MOVOR 0,0
29
30      IASHN31:
31 01066 105240      MOVOR 0,1      ITEST 177776 TO =1
32 01067 130004      COM 1,2,SZR  IALSO RETEST ABOVE SEQ
33 01070 063077      HALT
34 01071 101002      MOV 0,0,SZC
35 01072 063077      HALT      ICRY SHD=0 FROM LAST MOVOR
36
37      ISETUP SERIES OF LEFT SHIFT TESTS SET AC0=177776
38 01073 102000      ADC 0,0      IAC0=-1
39 01074 100140      COMUL 0,0    ISHD NOW==1
40 01075 100000      COM 0,0
41 01076 104224      CUMZR 0,1,SZR
42 01077 063077      HALT      ILEFT SHIFT SETUP FAILED
43 01100 125003      MOV 1,1,SNC
44 01101 063077      HALT      ILEFT SHIFT SETUP FAILED
```

10018 MNLGC

```
01      ILEFT SHIFT SINGLE 0 BIT TESTS
02 01102 101140      MOVOL 0,0
03 01103 101140      MOVOL 0,0
04 01104 101140      MOVOL 0,0
05 01105 101140      MOVOL 0,0
06 01106 101140      MOVOL 0,0
07 01107 101140      MOVOL 0,0
08 01108 101140      MOVOL 0,0
09 01111 101140      MOVOL 0,0
10 01112 101140      MOVOL 0,0
11 01113 101140      MOVOL 0,0
12 01114 101140      MOVOL 0,0
13 01115 101140      MOVOL 0,0
14 01116 101140      MOVOL 0,0
15 01117 101140      MOVOL 0,0
16 01120 101140      MOVOL 0,0
17 01121 105140      MOVOL 0,1      ISHD RESULT IN AC1=-1
18 01122 130004      COM 1,2,SZR  ITEST FOR AC2 RESULT=0
19 01123 063077      HALT      ICOULD HAVE FAILED L16 TO L30
20 01124 151002      MOV 2,2,SZC  ICRY SHD=0 FROM BIT 0
21 01125 063077      HALT      IBIT 0 TO CRY FAILED
22
23
24      ITEST ADD OF ALL 0'S TO GENERATE NO CARRIES
25      IANCO0:
26 01126 102000      ADC 0,0
27 01127 100000      COM 0,0      ISETS AC0=0
28 01130 103004      ADD 0,0,SZR  IRESULT OF ADD SHD STILL=0
29 01131 063077      HALT      IADD 0+0 GENERATED A CARRY
30 01132 101002      MOV 0,0,SZC  IABOVE ADD SHD LVE CRY=0
31 01133 063077      HALT      IINTO CRY SEE CARRY OUT
32
33
34      ITEST ADD OF ALL 1'S TO GENERATE NO CARRIES,DEST.=0
35 01134 102000      ADC 0,0      IAC0=-1
36 01135 105000      MOV 0,1      IAC1=-1
37 01136 100000      COM 0,0      IAC0=0
38 01137 123000      ADD 1,0      IADD AC1 TO AC0
39 01140 101002      MOV 0,0,SZC  ICARRY SHD BE =0
40 01141 063077      HALT
```

```

10019 MNLGC
01
02
03
04
05
06
07
08
09
10
11
12 01142 102000
13 01143 100145
14 01144 063077
15
16
17
18
19
20 01145 103000
21
22
23
24
25 01146 103000
26
27
28
29
30 01147 103000
31
32
33
34
35 01150 103000
36
37
38
39
40 01151 103000
41
42
43
44
45 01152 103000
46
47
48
49
50 01153 103000
51
52
53
54
55 01154 103000
56 01155 024100
57 01156 106414
58 01157 063077
59
60

```

SINGLE BIT CARRY TESTS
CONSTANTS ARE SET UP BY ALREADY TESTED SHIFT

MACHU ADDTO
BIT A2 ADDED TO ITSELF,
CARRY INTO A3, AC0 GOES FROM A4 TO A5
AC01:
ADD 0,0

X
SET UP BIT 15 FOR ADD TESTS
ADC 0,0
COMOL 0,0,SNR
HALT AC0 SHD=+1

ADDT0 00,15,14,1,2
BIT 15 ADDED TO ITSELF,
CARRY INTO 14, AC0 GOES FROM 1 TO 2
AC00:
ADD 0,0
ADDT0 01,14,13,2,4
BIT 14 ADDED TO ITSELF,
CARRY INTO 13, AC0 GOES FROM 2 TO 4
AC01:
ADD 0,0
ADDT0 02,13,12,4,10
BIT 13 ADDED TO ITSELF,
CARRY INTO 12, AC0 GOES FROM 4 TO 10
AC02:
ADD 0,0
ADDT0 03,12,11,10,20
BIT 12 ADDED TO ITSELF,
CARRY INTO 11, AC0 GOES FROM 10 TO 20
AC03:
ADD 0,0
ADDT0 04,11,10,20,40
BIT 11 ADDED TO ITSELF,
CARRY INTO 10, AC0 GOES FROM 20 TO 40
AC04:
ADD 0,0
ADDT0 05,10,9,40,100
BIT 10 ADDED TO ITSELF,
CARRY INTO 9, AC0 GOES FROM 40 TO 100
AC05:
ADD 0,0
ADDT0 06,9,8,100,200
BIT 9 ADDED TO ITSELF,
CARRY INTO 8, AC0 GOES FROM 100 TO 200
AC06:
ADD 0,0
ADDT0 07,8,7,200,400
BIT 8 ADDED TO ITSELF,
CARRY INTO 7, AC0 GOES FROM 200 TO 400
AC07:
ADD 0,0
LDA 1,K400
SUB# 0,1,SZR CHECK INTERMEDIATE RESULT
HALT AC0 NOT 400
ADDT0 08,7,6,400,1000
BIT 7 ADDED TO ITSELF,

```

0200 MNLGC
01
02
03 01160 103000
04
05
06
07
08 01161 103000
09
10
11
12
13 01162 103000
14
15
16
17
18 01163 103000
19
20
21
22
23 01164 103000
24
25
26
27
28 01165 103000
29
30
31
32
33 01166 103000
34
35 01167 101002
36 01170 063077
37 01171 101103
38 01172 063077
39 01173 101004
40 01174 063077

```

CARRY INTO 6, AC0 GOES FROM 400 TO 1000
AC08:
ADD 0,0
ADDT0 09,6,5,1000,2000
BIT 6 ADDED TO ITSELF,
CARRY INTO 5, AC0 GOES FROM 1000 TO 2000
AC09:
ADD 0,0
ADDT0 10,5,4,2000,4000
BIT 5 ADDED TO ITSELF,
CARRY INTO 4, AC0 GOES FROM 2000 TO 4000
AC10:
ADD 0,0
ADDT0 11,4,3,4000,10000
BIT 4 ADDED TO ITSELF,
CARRY INTO 3, AC0 GOES FROM 4000 TO 10000
AC11:
ADD 0,0
ADDT0 12,3,2,10000,20000
BIT 3 ADDED TO ITSELF,
CARRY INTO 2, AC0 GOES FROM 10000 TO 20000
AC12:
ADD 0,0
ADDT0 13,2,1,20000,40000
BIT 2 ADDED TO ITSELF,
CARRY INTO 1, AC0 GOES FROM 20000 TO 40000
AC13:
ADD 0,0
ADDT0 14,1,0,40000,100000
BIT 1 ADDED TO ITSELF,
CARRY INTO 0, AC0 GOES FROM 40000 TO 100000
AC14:
ADD 0,0

MOV 0,0,SZC
HALT AC0 SHD BE ZERO NOW
MOVL 0,0,SNC LOOK AT BIT 0
HALT SHOULD HAVE BEEN A 1
MOV 0,0,SZR ALL BITS SHD BE 0'S NOW
HALT

```

10021 MNLGC
01
02 01175 102000 ADC 0,0 /SET AC0=-1
03 01176 103405 AND 0,0,SNR /AC0=-1
04 01177 063077 HALT
05 01200 104004 COM 0,1,SZR /AC1 SHD = 0,AC0 = -1
06 01201 063077 HALT
07 01202 107404 AND 1,1,SZR /AC1 SHD = 0
08 01203 063077 HALT
09 01204 107404 AND 0,1,SZR /AC1 SHD = 0
10 01205 063077 HALT
11 01206 123404 AND 1,0,SZR /AC0,AC1 NOW = 0
12 01207 063077 HALT /ERROR STOP
13
14 /DEFINE BIT TEST MACRO FOR AND INSTRUCTION
15 .MACRO ANDTS
16
17 /AND#1:
18 MOV 0,1 /AC0=#3
19 AND 0,1,SNR /BIT #2 SHD REMAIN=1
20 HALT
21 MOV 1,2
22 ADC 0,2
23 COM 2,2,SZR /TEST FOR EXTRA BITS
24 HALT /MORE THAN 1 BIT IN AND OF #3
25 /NOW TEST AND OF COMPLIMENTS
26 /ANA1A:
27 COM 0,1
28 AND 0,1,SZR
29 HALT /AND OF #3 AND ITS COM FAILED
30 /TEST AND OF COMPLIMENTS WITH DEST=#3 AND SRC=COM
31 /ANA1B:
32 MOV 0,1
33 COM 1,2
34 AND 2,1,SZR
35 HALT /AND OF #3 AND ITS COM FAILED
36 /EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
37 MOVZL 0,0 /SET UP NEXT TEST
38
39
40
41 /SET UP AC0=1 FOR FIRST AND TEST
42 01210 102000 ADC 0,0
43 01211 100145 COMUL 0,0,SNR
44 01212 063077 HALT

```

```

10022 MNLGC
01
02
03 ANDTS 04,15,1
04 01213 105000 /AND04:
05 01214 107405 MOV 0,1 /AC0=1
06 01215 063077 AND 0,1,SNR /BIT 15 SHD REMAIN=1
07 01216 131000 HALT
08 01217 112000 MOV 1,2
09 01220 150004 ADC 0,2
10 01221 063077 COM 2,2,SZR /TEST FOR EXTRA BITS
11 HALT /MORE THAN 1 BIT IN AND OF 1
12 /NOW TEST AND OF COMPLIMENTS
13 /AND4A:
14 01222 104000 COM 0,1
15 01223 107404 AND 0,1,SZR
16 HALT /AND OF 1 AND ITS COM FAILED
17 /TEST AND OF COMPLIMENTS WITH DEST=1 AND SRC=COM
18 /AND4B:
19 01225 105000 MOV 0,1
20 01226 130000 COM 1,2
21 01227 147404 AND 2,1,SZR
22 HALT /AND OF 1 AND ITS COM FAILED
23 /EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
24 MOVZL 0,0 /SET UP NEXT TEST
25 ANDTS 05,14,2
26 01232 105000 /AND05:
27 01233 107405 MOV 0,1 /AC0=2
28 01234 063077 AND 0,1,SNR /BIT 14 SHD REMAIN=1
29 01235 131000 HALT
30 01236 112000 MOV 1,2
31 01237 150004 ADC 0,2
32 01240 063077 COM 2,2,SZR /TEST FOR EXTRA BITS
33 HALT /MORE THAN 1 BIT IN AND OF 2
34 /NOW TEST AND OF COMPLIMENTS
35 /AND5A:
36 01241 104000 COM 0,1
37 01242 107404 AND 0,1,SZR
38 HALT /AND OF 2 AND ITS COM FAILED
39 /TEST AND OF COMPLIMENTS WITH DEST=2 AND SRC=COM
40 /AND5B:
41 01244 105000 MOV 0,1
42 01245 130000 COM 1,2
43 01246 147404 AND 2,1,SZR
44 HALT /AND OF 2 AND ITS COM FAILED
45 /EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
46 MOVZL 0,0 /SET UP NEXT TEST
47 ANDTS 06,13,4
48 01251 105000 /AND06:
49 01252 107405 MOV 0,1 /AC0=4
50 01253 063077 AND 0,1,SNR /BIT 13 SHD REMAIN=1
51 01254 131000 HALT
52 01255 112000 MOV 1,2
53 01256 150004 ADC 0,2
54 01257 063077 COM 2,2,SZR /TEST FOR EXTRA BITS
55 HALT /MORE THAN 1 BIT IN AND OF 4
56 /NOW TEST AND OF COMPLIMENTS
57 /AND6A:
58 01260 104000 COM 0,1
59 01261 107404 AND 0,1,SZR
60 HALT /AND OF 4 AND ITS COM FAILED
/TEST AND OF COMPLIMENTS WITH DEST=4 AND SRC=COM

```

W023 MNLGC

```

01
02 01263 105000      JAND06B:  MOV 0,1
03 01264 130000      COM 1,2
04 01265 147404      AND 2,1,SZR
05 01266 063077      HALT           JAND OF 4 AND ITS COM FAILED
06                    JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
07 01267 101120      MOVZL 0,0     JSET UP NEXT TEST
08                    ANDTS 07,12,10
09
10 01270 105000      JAND07:  MOV 0,1           JAC0=10
11 01271 107405      AND 0,1,SNR   JBIT 12 SHD REMAIN=1
12 01272 063077      HALT
13 01273 131000      MOV 1,2
14 01274 112000      ADC 0,2
15 01275 150004      COM 2,2,SZR   JTEST FOR EXTRA BITS
16 01276 063077      HALT           JMORE THAN 1 BIT IN AND OF 10
17                    JNOW TEST AND OF COMPLIMENTS
18
19 01277 104000      JAND07A:  COM 0,1
20 01300 177404      AND 0,1,SZR
21 01301 063077      HALT           JAND OF 10 AND ITS COM FAILED
22                    JTEST AND OF COMPLIMENTS WITH DEST=10 AND SRC=COM
23
24 01302 105000      JAND07B:  MOV 0,1
25 01303 130000      COM 1,2
26 01304 147404      AND 2,1,SZR
27 01305 063077      HALT           JAND OF 10 AND ITS COM FAILED
28                    JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
29 01306 101120      MOVZL 0,0     JSET UP NEXT TEST
30                    ANDTS 08,11,20
31
32 01307 105000      JAND08:  MOV 0,1           JAC0=20
33 01310 107405      AND 0,1,SNR   JBIT 11 SHD REMAIN=1
34 01311 063077      HALT
35 01312 131000      MOV 1,2
36 01313 112000      ADC 0,2
37 01314 150004      COM 2,2,SZR   JTEST FOR EXTRA BITS
38 01315 063077      HALT           JMORE THAN 1 BIT IN AND OF 20
39                    JNOW TEST AND OF COMPLIMENTS
40
41 01316 104000      JAND08A:  COM 0,1
42 01317 107404      AND 0,1,SZR
43 01320 063077      HALT           JAND OF 20 AND ITS COM FAILED
44                    JTEST AND OF COMPLIMENTS WITH DEST=20 AND SRC=COM
45
46 01321 105000      JAND08B:  MOV 0,1
47 01322 130000      COM 1,2
48 01323 147404      AND 2,1,SZR
49 01324 063077      HALT           JAND OF 20 AND ITS COM FAILED
50                    JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
51 01325 101120      MOVZL 0,0     JSET UP NEXT TEST
52                    ANDTS 09,10,40
53
54 01326 105000      JAND09:  MOV 0,1           JAC0=40
55 01327 107405      AND 0,1,SNR   JBIT 10 SHD REMAIN=1
56 01330 063077      HALT
57 01331 131000      MOV 1,2
58 01332 112000      ADC 0,2
59 01333 150004      COM 2,2,SZR   JTEST FOR EXTRA BITS
60 01334 063077      HALT           JMORE THAN 1 BIT IN AND OF 40

```

W024 MNLGC

```

01                    JNOW TEST AND OF COMPLIMENTS
02
03 01335 104000      JAND09A:  COM 0,1
04 01336 107404      AND 0,1,SZR
05 01337 063077      HALT           JAND OF 40 AND ITS COM FAILED
06                    JTEST AND OF COMPLIMENTS WITH DEST=40 AND SRC=COM
07
08 01340 105000      JAND09B:  MOV 0,1
09 01341 130000      COM 1,2
10 01342 147404      AND 2,1,SZR
11 01343 063077      HALT           JAND OF 40 AND ITS COM FAILED
12                    JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
13 01344 101120      MOVZL 0,0     JSET UP NEXT TEST
14                    ANDTS 10,9,100
15
16 01345 105000      JAND10:  MOV 0,1           JAC0=100
17 01346 107405      AND 0,1,SNR   JBIT 9 SHD REMAIN=1
18 01347 063077      HALT
19 01350 131000      MOV 1,2
20 01351 112000      ADC 0,2
21 01352 150004      COM 2,2,SZR   JTEST FOR EXTRA BITS
22 01353 063077      HALT           JMORE THAN 1 BIT IN AND OF 100
23                    JNOW TEST AND OF COMPLIMENTS
24
25 01354 104000      JAND10A:  COM 0,1
26 01355 107404      AND 0,1,SZR
27 01356 063077      HALT           JAND OF 100 AND ITS COM FAILED
28                    JTEST AND OF COMPLIMENTS WITH DEST=100 AND SRC=COM
29
30 01357 105000      JAND10B:  MOV 0,1
31 01360 130000      COM 1,2
32 01361 147404      AND 2,1,SZR
33 01362 063077      HALT           JAND OF 100 AND ITS COM FAILED
34                    JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
35 01363 101120      MOVZL 0,0     JSET UP NEXT TEST
36                    ANDTS 11,8,200
37
38 01364 105000      JAND11:  MOV 0,1           JAC0=200
39 01365 107405      AND 0,1,SNR   JBIT 8 SHD REMAIN=1
40 01366 063077      HALT
41 01367 131000      MOV 1,2
42 01370 112000      ADC 0,2
43 01371 150004      COM 2,2,SZR   JTEST FOR EXTRA BITS
44 01372 063077      HALT           JMORE THAN 1 BIT IN AND OF 200
45                    JNOW TEST AND OF COMPLIMENTS
46
47 01373 104000      JAND11A:  COM 0,1
48 01374 107404      AND 0,1,SZR
49 01375 063077      HALT           JAND OF 200 AND ITS COM FAILED
50                    JTEST AND OF COMPLIMENTS WITH DEST=200 AND SRC=COM
51
52 01376 105000      JAND11B:  MOV 0,1
53 01377 130000      COM 1,2
54 01400 147404      AND 2,1,SZR
55 01401 063077      HALT           JAND OF 200 AND ITS COM FAILED
56                    JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
57 01402 101120      MOVZL 0,0     JSET UP NEXT TEST
58                    ANDTS 12,7,400
59
60 01403 105000      JAND12:  MOV 0,1           JAC0=400

```

```

0025 MNLGC
01 01404 107405      AND 0,1,SNR      )BIT 7 SHD REMAIN=1
02 01405 063077      HALT
03 01406 131000      MOV 1,2
04 01407 112000      ADC 0,2
05 01410 150004      COM 2,2,SZR      )TEST FOR EXTRA BITS
06 01411 063077      HALT              )MORE THAN 1 BIT IN AND OF 400
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
)NOW TEST AND OF COMPLIMENTS
)AN12A:
COM 0,1
AND 0,1,SZR
HALT              )AND OF 400 AND ITS COM FAILED
)TEST AND OF COMPLIMENTS WITH DEST=400 AND SRC=COM
)AN12B:
MOV 0,1
COM 1,2
AND 2,1,SZR
HALT              )AND OF 400 AND ITS COM FAILED
)EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
MOVZL 0,0        )SET UP NEXT TEST
ANDTS 13,6,1000
)AND13:
MOV 0,1          )AC0=1000
AND 0,1,SNR      )BIT 6 SHD REMAIN=1
HALT
MOV 1,2
ADC 0,2
COM 2,2,SZR      )TEST FOR EXTRA BITS
HALT              )MORE THAN 1 BIT IN AND OF 1000
)NOW TEST AND OF COMPLIMENTS
)AN13A:
COM 0,1
AND 0,1,SZR
HALT              )AND OF 1000 AND ITS COM FAILED
)TEST AND OF COMPLIMENTS WITH DEST=1000 AND SRC=COM
)AN13B:
MOV 0,1
COM 1,2
AND 2,1,SZR
HALT              )AND OF 1000 AND ITS COM FAILED
)EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
MOVZL 0,0        )SET UP NEXT TEST
ANDTS 14,5,2000
)AND14:
MOV 0,1          )AC0=2000
AND 0,1,SNR      )BIT 5 SHD REMAIN=1
HALT
MOV 1,2
ADC 0,2
COM 2,2,SZR      )TEST FOR EXTRA BITS
HALT              )MORE THAN 1 BIT IN AND OF 2000
)NOW TEST AND OF COMPLIMENTS
)AN14A:
COM 0,1
AND 0,1,SZR
HALT              )AND OF 2000 AND ITS COM FAILED
)TEST AND OF COMPLIMENTS WITH DEST=2000 AND SRC=COM
)AN14B:
MOV 0,1
COM 1,2
AND 2,1,SZR

```

```

0026 MNLGC
01 01450 063077      HALT              )AND OF 2000 AND ITS COM FAILED
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
)EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
MOVZL 0,0        )SET UP NEXT TEST
ANDTS 15,4,4000
)AND15:
MOV 0,1          )AC0=4000
AND 0,1,SNR      )BIT 4 SHD REMAIN=1
HALT
MOV 1,2
ADC 0,2
COM 2,2,SZR      )TEST FOR EXTRA BITS
HALT              )MORE THAN 1 BIT IN AND OF 4000
)NOW TEST AND OF COMPLIMENTS
)AN15A:
COM 0,1
AND 0,1,SZR
HALT              )AND OF 4000 AND ITS COM FAILED
)TEST AND OF COMPLIMENTS WITH DEST=4000 AND SRC=COM
)AN15B:
MOV 0,1
COM 1,2
AND 2,1,SZR
HALT              )AND OF 4000 AND ITS COM FAILED
)EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
MOVZL 0,0        )SET UP NEXT TEST
ANDTS 16,3,10000
)AND16:
MOV 0,1          )AC0=10000
AND 0,1,SNR      )BIT 3 SHD REMAIN=1
HALT
MOV 1,2
ADC 0,2
COM 2,2,SZR      )TEST FOR EXTRA BITS
HALT              )MORE THAN 1 BIT IN AND OF 10000
)NOW TEST AND OF COMPLIMENTS
)AN16A:
COM 0,1
AND 0,1,SZR
HALT              )AND OF 10000 AND ITS COM FAILED
)TEST AND OF COMPLIMENTS WITH DEST=10000 AND SRC=COM
)AN16B:
MOV 0,1
COM 1,2
AND 2,1,SZR
HALT              )AND OF 10000 AND ITS COM FAILED
)EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
MOVZL 0,0        )SET UP NEXT TEST
ANDTS 17,2,20000
)AND17:
MOV 0,1          )AC0=20000
AND 0,1,SNR      )BIT 2 SHD REMAIN=1
HALT
MOV 1,2
ADC 0,2
COM 2,2,SZR      )TEST FOR EXTRA BITS
HALT              )MORE THAN 1 BIT IN AND OF 20000
)NOW TEST AND OF COMPLIMENTS
)AN17A:
COM 0,1
AND 0,1,SZR

```

```

0027 MNLGC
01 01527 063077      HALT          JAND OF 20000 AND ITS COM FAILED
02      JTEST AND OF COMPLIMENTS WITH DEST=20000 AND SRC=COM
03      JAN17B:
04 01530 105000      MOV 0,1
05 01531 130000      COM 1,2
06 01532 147404      AND 2,1,SZR
07 01533 063077      HALT          JAND OF 20000 AND ITS COM FAILED
08      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
09 01534 101120      MOVZL 0,0     JSET UP NEXT TEST
10      ANDTS 10,1,40000
11      JAND18:
12 01535 105000      MOV 0,1          JAC0=40000
13 01536 107405      AND 0,1,SNR     JBIT 1 SHD REMAIN=1
14 01537 063077      HALT
15 01540 131000      MOV 1,2
16 01541 112000      ADC 0,2
17 01542 150004      COM 2,2,SZR     JTEST FOR EXTRA BITS
18 01543 063077      HALT          JMORE THAN 1 BIT IN AND OF 40000
19      JNDW TEST AND OF COMPLIMENTS
20      JAN18A:
21 01544 104000      COM 0,1
22 01545 107404      AND 0,1,SZR
23 01546 063077      HALT          JAND OF 40000 AND ITS COM FAILED
24      JTEST AND OF COMPLIMENTS WITH DEST=40000 AND SRC=COM
25      JAN18B:
26 01547 105000      MOV 0,1
27 01550 130000      COM 1,2
28 01551 147404      AND 2,1,SZR
29 01552 063077      HALT          JAND OF 40000 AND ITS COM FAILED
30      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
31 01553 101120      MOVZL 0,0     JSET UP NEXT TEST
32      ANDTS 10,0,100000
33      JAND19:
34 01554 105000      MOV 0,1          JAC0=100000
35 01555 107405      AND 0,1,SNR     JBIT 0 SHD REMAIN=1
36 01556 063077      HALT
37 01557 131000      MOV 1,2
38 01560 112000      ADC 0,2
39 01561 150004      COM 2,2,SZR     JTEST FOR EXTRA BITS
40 01562 063077      HALT          JMORE THAN 1 BIT IN AND OF 100000
41      JNDW TEST AND OF COMPLIMENTS
42      JAN19A:
43 01563 104000      COM 0,1
44 01564 107404      AND 0,1,SZR
45 01565 063077      HALT          JAND OF 100000 AND ITS COM FAILED
46      JTEST AND OF COMPLIMENTS WITH DEST=100000 AND SRC=COM
47      JAN19B:
48 01566 105000      MOV 0,1
49 01567 130000      COM 1,2
50 01570 147404      AND 2,1,SZR
51 01571 063077      HALT          JAND OF 100000 AND ITS COM FAILED
52      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
53 01572 101120      MOVZL 0,0     JSET UP NEXT TEST

```

```

1028 MNLGC
01
02      JTHE NEXT SERIES OF TESTS VERIFY THAT "AND"
03      JDOES NOT EFFECT "CRY"
04
05      JANU24:
06 01573 102040      ADC 0,0
07 01574 103422      ANDZ 0,0,SZC
08 01575 063077      HALT
09      JAND25:
10 01576 102020      ADCZ 0,0
11 01577 103443      ANDO 0,0,SNC
12 01600 063077      HALT          JCRY WENT TO 0 (AND =1 TO =1)
13
14      JANU26:
15 01601 102000      ADC 0,0
16 01602 100040      CUMO 0,0
17 01603 103422      ANDZ 0,0,SZC     JFURTHER TEST AND IN SCI LOGIC
18 01604 063077      HALT          JCRY WENT TO 1 AND 0 TO 0
19
20      JAND27:
21 01605 102000      AUC 0,0
22 01606 100020      COMZ 0,0
23 01607 103443      ANDO 0,0,SNC
24 01610 063077      HALT          JCRY WENT 1 TO 0 AND OF 0 TO 0

```

10029 MNLGC

```
01          /VERIFY THE EXISTENCE OF INC INSTRUCTION
02          /FIRST TIME FOR "INC" INSTRUCTION
03          /INC00:
04 01011 102000      ADC 0,0
05 01012 100000      COM 0,0
06 01013 101405      INC 0,0,SNR      /RESULT=0 POSSIBLY ALU CRY NOT
07 01014 063077      HALT          /AC0 SHD==+1
08 01015 105224      MOVZR 0,1,SZR     /MAKE SURE ONLY +1 NO EXTRAS
09 01016 063077      HALT          /EXAMINE AC0 FOR EXTRA BITS INC
10
11          /TEST INC OF +1 TO +2 (2ND TIME FOR INC)
12          /INC01:
13 01017 102000      ADC 0,0
14 01020 100140      COMOL 0,0        /AC0==+1
15 01021 105120      MOVZL 0,1        /AC1==+2
16 01022 101405      INC 0,0,SNR     /+1 SHD=2
17 01023 063077      HALT          /BIT 15 CARRY TO BIT 14(?)
18 01024 100000      ADC 0,1        /AC1 SHD NON==1 (IF INC WORKED)
19 01025 124004      COM 1,1,SZR     /AND COM SHD BE 0
20 01026 063077      HALT          /AC0 INC'D+1 INCONRECT
21          /EXAMINE AC0 FOR ALU FAILURE IT SHD==+2
22          /IF AC0 DOES==+2 EXAMINE AC1 FOR ADC+COM FAILURE
23
24          /TEST TO INSURE ONLY SRC REG IS INVOLVED IN INC
25          /INC02:
26 01027 102000      ADC 0,0
27 01030 100000      COM 0,0        /AC0=0
28 01031 104140      COMOL 0,1        /AC1=1
29 01032 125140      MOVOL 1,1        /#3
30 01033 105405      INC 0,1,SNR     /0+1 SHD=1
31 01034 063077      HALT          /ALU CRY FAILED (?) ALRDY TESTED
32 01035 131224      MOVZR 1,2,SZR   /AC1 SHD ONLY=1
33 01036 063077      HALT          /PROBABLY DESTINATION REG ALSO ADDED
```

10030 MNLGC

```
01
02          /TEST INC TO CARRY THROUGH ALL 1 BITS
03          /DEFINE MACRO FOR CARRY TESTS
04          .MACRO INCTS
05          /AC0==4 COMING INTO TEST,+1=AC1==5
06          /INC INSTRUCTION SHOULD CAUSE CARRY THROUGH
07          /BIT2 INTO BIT3 WITH RESULT=AC1
08          /INCA1:
09          INC 0,2,SNR      /AC0==4+1 AMD BE NON ZERO
10          HALT          /INC RESULT SHD==5
11          MOV 2,3
12          ADC 1,3        /ADC SUM OF 1+3 SHD==1
13          COM 3,3,SZR     /THEN 0
14          HALT
15          MOVOL 0,0      /SET UP CONSTANTS NEXT TEST
16          MOVZL 1,1      /SET UP RESULT NEXT TEST
17
18          X
19          /SET UP FIRST CARRY TEST
20 01037 102000      ADC 0,0
21 01040 100000      COM 0,0
22 01041 105140      MOVOL 0,1
23
24          INCTS 03,ALUCRY,15,0,1
25          /AC0=0 COMING INTO TEST,+1=AC1=1
26          /INC INSTRUCTION SHOULD CAUSE CARRY THROUGH
27          /BITALUCRY INTO BIT15 WITH RESULT=AC1
28          /INC03:
29          INC 0,2,SNR     /AC0=0+1 AMD BE NON ZERO
30          HALT          /INC RESULT SHD=1
31          MOV 2,3
32          ADC 1,3        /ADC SUM OF 1+3 SHD==1
33          COM 3,3,SZR     /THEN 0
34          HALT
35          MOVOL 0,0      /SET UP CONSTANTS NEXT TEST
36          MOVZL 1,1      /SET UP RESULT NEXT TEST
37          INCTS 04,15,14,1,2
38          /AC0=1 COMING INTO TEST,+1=AC1=2
39          /INC INSTRUCTION SHOULD CAUSE CARRY THROUGH
40          /BIT15 INTO BIT14 WITH RESULT=AC1
41          /INCP4:
42          INC 0,2,SNR     /AC0=1+1 AMD BE NON ZERO
43          HALT          /INC RESULT SHD=2
44          MOV 2,3
45          ADC 1,3        /ADC SUM OF 1+3 SHD==1
46          COM 3,3,SZR     /THEN 0
47          HALT
48          MOVOL 0,0      /SET UP CONSTANTS NEXT TEST
49          MOVZL 1,1      /SET UP RESULT NEXT TEST
50          INCTS 05,14,13,3,4
51          /AC0=3 COMING INTO TEST,+1=AC1=4
52          /INC INSTRUCTION SHOULD CAUSE CARRY THROUGH
53          /BIT14 INTO BIT13 WITH RESULT=AC1
54          /INC05:
55          INC 0,2,SNR     /AC0=3+1 AMD BE NON ZERO
56          HALT          /INC RESULT SHD=4
57          MOV 2,3
58          ADC 1,3        /ADC SUM OF 1+3 SHD==1
59          COM 3,3,SZR     /THEN 0
60          HALT
```


0031 MNLGC

```

01 01070 101140      MOVOL 0,0      ;SET UP CONSTANTS NEXT TEST
02 01071 125120      MOVZL 1,1      ;SET UP RESULT NEXT TEST
03                    INCTS 06,13,12,7,10
04                    JAC0=7 COMING INTO TEST,+1=AC1=10
05                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
06                    JBIT13 INTO BIT12 WITH RESULT=AC1
07                    JINC06:
08 01072 111405      INC 0,2,SNR     JAC0=7+1 AND BE NON ZERO
09 01073 063077      HALT          JINC RESULT SHD=10
10 01074 155000      MOV 2,3
11 01075 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
12 01076 174004      COM 3,3,SZR   JTHEN 0
13 01077 063077      HALT
14 01700 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
15 01701 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
16                    INCTS 07,12,11,17,20
17                    JAC0=17 COMING INTO TEST,+1=AC1=20
18                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
19                    JBIT13 INTO BIT11 WITH RESULT=AC1
20                    JINC07:
21 01702 111405      INC 0,2,SNR     JAC0=17+1 AND BE NON ZERO
22 01703 063077      HALT          JINC RESULT SHD=20
23 01704 155000      MOV 2,3
24 01705 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
25 01706 174004      COM 3,3,SZR   JTHEN 0
26 01707 063077      HALT
27 01710 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
28 01711 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
29                    INCTS 08,11,10,37,40
30                    JAC0=37 COMING INTO TEST,+1=AC1=40
31                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
32                    JBIT11 INTO BIT10 WITH RESULT=AC1
33                    JINC08:
34 01712 111405      INC 0,2,SNR     JAC0=37+1 AND BE NON ZERO
35 01713 063077      HALT          JINC RESULT SHD=40
36 01714 155000      MOV 2,3
37 01715 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
38 01716 174004      COM 3,3,SZR   JTHEN 0
39 01717 063077      HALT
40 01720 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
41 01721 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
42                    INCTS 09,10,9,77,100
43                    JAC0=77 COMING INTO TEST,+1=AC1=100
44                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
45                    JBIT10 INTO BIT9 WITH RESULT=AC1
46                    JINC09:
47 01722 111405      INC 0,2,SNR     JAC0=77+1 AND BE NON ZERO
48 01723 063077      HALT          JINC RESULT SHD=100
49 01724 155000      MOV 2,3
50 01725 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
51 01726 174004      COM 3,3,SZR   JTHEN 0
52 01727 063077      HALT
53 01730 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
54 01731 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
55                    INCTS 10,9,8,177,200
56                    JAC0=177 COMING INTO TEST,+1=AC1=200
57                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
58                    JBIT9 INTO BIT8 WITH RESULT=AC1
59                    JINC10:
60 01732 111405      INC 0,2,SNR     JAC0=177+1 AND BE NON ZERO

```

0032 MNLGC

```

01 01733 063077      HALT          JINC RESULT SHD=200
02 01734 155000      MOV 2,3
03 01735 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
04 01736 174004      COM 3,3,SZR   JTHEN 0
05 01737 063077      HALT
06 01740 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
07 01741 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
08                    INCTS 11,8,7,377,400
09                    JAC0=377 COMING INTO TEST,+1=AC1=400
10                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
11                    JBIT8 INTO BIT7 WITH RESULT=AC1
12                    JINC11:
13 01742 111405      INC 0,2,SNR     JAC0=377+1 AND BE NON ZERO
14 01743 063077      HALT          JINC RESULT SHD=400
15 01744 155000      MOV 2,3
16 01745 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
17 01746 174004      COM 3,3,SZR   JTHEN 0
18 01747 063077      HALT
19 01750 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
20 01751 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
21                    INCTS 12,7,6,777,1000
22                    JAC0=777 COMING INTO TEST,+1=AC1=1000
23                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
24                    JBIT7 INTO BIT6 WITH RESULT=AC1
25                    JINC12:
26 01752 111405      INC 0,2,SNR     JAC0=777+1 AND BE NON ZERO
27 01753 063077      HALT          JINC RESULT SHD=1000
28 01754 155000      MOV 2,3
29 01755 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
30 01756 174004      COM 3,3,SZR   JTHEN 0
31 01757 063077      HALT
32 01760 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
33 01761 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
34                    INCTS 13,6,5,1777,2000
35                    JAC0=1777 COMING INTO TEST,+1=AC1=2000
36                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
37                    JBIT6 INTO BIT5 WITH RESULT=AC1
38                    JINC13:
39 01762 111405      INC 0,2,SNR     JAC0=1777+1 AND BE NON ZERO
40 01763 063077      HALT          JINC RESULT SHD=2000
41 01764 155000      MOV 2,3
42 01765 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
43 01766 174004      COM 3,3,SZR   JTHEN 0
44 01767 063077      HALT
45 01770 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
46 01771 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
47                    INCTS 14,5,4,3777,4000
48                    JAC0=3777 COMING INTO TEST,+1=AC1=4000
49                    JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
50                    JBIT5 INTO BIT4 WITH RESULT=AC1
51                    JINC14:
52 01772 111405      INC 0,2,SNR     JAC0=3777+1 AND BE NON ZERO
53 01773 063077      HALT          JINC RESULT SHD=4000
54 01774 155000      MOV 2,3
55 01775 130000      ADC 1,3       JADC SUM OF 1+3 SHD=-1
56 01776 174004      COM 3,3,SZR   JTHEN 0
57 01777 063077      HALT
58 02000 101140      MOVOL 0,0     ;SET UP CONSTANTS NEXT TEST
59 02001 125120      MOVZL 1,1     ;SET UP RESULT NEXT TEST
60                    INCTS 15,4,3,7777,10000

```

10033 MNLGC

```
01 JAC0=7777 COMING INTO TEST,+1=AC1=10000
02 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
03 JBIT4 INTO BIT3 WITH RESULT=AC1
04 JINC15:
05 INC 0,2,SNR JAC0=7777+1 AMD BE NON ZERO
06 HALT JINC RESULT SHD=10000
07 MOV 2,3
08 ADC 1,3 JADC SUM OF 1+3 SHD=-1
09 COM 3,3,SZR JTHEN 0
10 HALT
11 MOVOL 0,0 JSET UP CONSTANTS NEXT TEST
12 MOVZL 1,1 JSET UP RESULT NEXT TEST
13 INCTS 10,3,2,17777,20000
14 JAC0=17777 COMING INTO TEST,+1=AC1=20000
15 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
16 JBIT3 INTO BIT2 WITH RESULT=AC1
17 JINC16:
18 INC 0,2,SNR JAC0=17777+1 AMD BE NON ZERO
19 HALT JINC RESULT SHD=20000
20 MOV 2,3
21 ADC 1,3 JADC SUM OF 1+3 SHD=-1
22 COM 3,3,SZR JTHEN 0
23 HALT
24 MOVOL 0,0 JSET UP CONSTANTS NEXT TEST
25 MOVZL 1,1 JSET UP RESULT NEXT TEST
26 INCTS 17,2,1,37777,40000
27 JAC0=37777 COMING INTO TEST,+1=AC1=40000
28 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
29 JBIT2 INTO BIT1 WITH RESULT=AC1
30 JINC17:
31 INC 0,2,SNR JAC0=37777+1 AMD BE NON ZERO
32 HALT JINC RESULT SHD=40000
33 MOV 2,3
34 ADC 1,3 JADC SUM OF 1+3 SHD=-1
35 COM 3,3,SZR JTHEN 0
36 HALT
37 MOVOL 0,0 JSET UP CONSTANTS NEXT TEST
38 MOVZL 1,1 JSET UP RESULT NEXT TEST
39 INCTS 10,1,0,77777,10000
40 JAC0=77777 COMING INTO TEST,+1=AC1=100000
41 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
42 JBIT1 INTO BIT0 WITH RESULT=AC1
43 JINC18:
44 INC 0,2,SNR JAC0=77777+1 AMD BE NON ZERO
45 HALT JINC RESULT SHD=100000
46 MOV 2,3
47 ADC 1,3 JADC SUM OF 1+3 SHD=-1
48 COM 3,3,SZR JTHEN 0
49 HALT
50 MOVOL 0,0 JSET UP CONSTANTS NEXT TEST
51 MOVZL 1,1 JSET UP RESULT NEXT TEST
```

10034 MNLGC

```
01
02 JTEST INC OF -1 AC TO=0 WITH CRY COMP 0 TO 1
03 JINC20:
04 INC 0,0
05 INCZ 0,0,SZR JINC=1 DID NOT=0
06 HALT
07 MOV 0,0,SNC
08 HALT JCRY OUT DID NOT COM 0 TO 1
09 JEXAMINE AC0 FOR ALU FAILURE IF FIRST MALT
10 JTEST INC OF=1 AC TO=0 AND CRY TO COMP 1 TO 0
11
12 JINC21:
13 INCZ 0,0
14 INCO 0,0,SZR
15 HALT JINC=1 DID NOT=0
16 MOV 0,0,SZC
17 HALT JCRY OUT DID NOT COM 1 TO 0
18 JEXAMINE AC0 FOR ALU FAILURE IF FIRST MALT
```



```

0037 MNLGC
01      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
02      JNEG06:
03      NEG 0,2,SNR      J10+1 SHD=177770
04      HALT              JCARRY WENT THROUGH BIT 12
05      JAC2=177770 IT SHOULD NEG AGAIN TO=AC0 OR 10
06      JNG06A:
07      NEG 2,3          JAC2=177770 3 SHD=10
08      ADC 0,3          JAC3 SHD NOW=-1
09      COM# 3,3,SZR     JAND ITS COM#0
10      HALT              J177770 DID NOT NEG TO 10
11      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 10
12      MOVZL 0,0
13      NEGTS 07,12,11,20,177760
14      JAC0=20 COMING INTO TEST IT SHD NEG TO=177760
15      JNEG IS EQUIVALENT TO COM+INC
16      JCARRY IS THROUGH BIT 12 BUT SHOULD STORE AT BIT 11
17      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
18      JNEG07:
19      NEG 0,2,SNR      J20+1 SHD=177760
20      HALT              JCARRY WENT THROUGH BIT 11
21      JAC2=177760 IT SHOULD NEG AGAIN TO=AC0 OR 20
22      JNG07A:
23      NEG 2,3          JAC2=177760 3 SHD=20
24      ADC 0,3          JAC3 SHD NOW=-1
25      COM# 3,3,SZR     JAND ITS COM#0
26      HALT              J177760 DID NOT NEG TO 20
27      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 20
28      MOVZL 0,0
29      NEGTS 00,11,10,40,177740
30      JAC0=40 COMING INTO TEST IT SHD NEG TO=177740
31      JNEG IS EQUIVALENT TO COM+INC
32      JCARRY IS THROUGH BIT 11 BUT SHOULD STORE AT BIT 10
33      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
34      JNEG08:
35      NEG 0,2,SNR      J40+1 SHD=177740
36      HALT              JCARRY WENT THROUGH BIT 10
37      JAC2=177740 IT SHOULD NEG AGAIN TO=AC0 OR 40
38      JNG08A:
39      NEG 2,3          JAC2=177740 3 SHD=40
40      ADC 0,3          JAC3 SHD NOW=-1
41      COM# 3,3,SZR     JAND ITS COM#0
42      HALT              J177740 DID NOT NEG TO 40
43      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 40
44      MOVZL 0,0
45      NEGTS 09,10,9,100,177700
46      JAC0=100 COMING INTO TEST IT SHD NEG TO=177700
47      JNEG IS EQUIVALENT TO COM+INC
48      JCARRY IS THROUGH BIT 10 BUT SHOULD STORE AT BIT 9
49      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
50      JNEG09:
51      NEG 0,2,SNR      J100+1 SHD=177700
52      HALT              JCARRY WENT THROUGH BIT 9
53      JAC2=177700 IT SHOULD NEG AGAIN TO=AC0 OR 100
54      JNG09A:
55      NEG 2,3          JAC2=177700 3 SHD=100
56      ADC 0,3          JAC3 SHD NOW=-1
57      COM# 3,3,SZR     JAND ITS COM#0
58      HALT              J177700 DID NOT NEG TO 100
59      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 100
60      MOVZL 0,0

```

```

0038 MNLGC
01      NEGTS 10,0,0,200,177600
02      JAC0=200 COMING INTO TEST IT SHD NEG TO=177600
03      JNEG IS EQUIVALENT TO COM+INC
04      JCARRY IS THROUGH BIT 9 BUT SHOULD STORE AT BIT 8
05      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
06      JNEG10:
07      NEG 0,2,SNR      J200+1 SHD=177600
08      HALT              JCARRY WENT THROUGH BIT 8
09      JAC2=177600 IT SHOULD NEG AGAIN TO=AC0 OR 200
10      JNG10A:
11      NEG 2,3          JAC2=177600 3 SHD=200
12      ADC 0,3          JAC3 SHD NOW=-1
13      COM# 3,3,SZR     JAND ITS COM#0
14      HALT              J177600 DID NOT NEG TO 200
15      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 200
16      MOVZL 0,0
17      NEGTS 11,0,7,400,177400
18      JAC0=400 COMING INTO TEST IT SHD NEG TO=177400
19      JNEG IS EQUIVALENT TO COM+INC
20      JCARRY IS THROUGH BIT 8 BUT SHOULD STORE AT BIT 7
21      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
22      JNEG11:
23      NEG 0,2,SNR      J400+1 SHD=177400
24      HALT              JCARRY WENT THROUGH BIT 7
25      JAC2=177400 IT SHOULD NEG AGAIN TO=AC0 OR 400
26      JNG11A:
27      NEG 2,3          JAC2=177400 3 SHD=400
28      ADC 0,3          JAC3 SHD NOW=-1
29      COM# 3,3,SZR     JAND ITS COM#0
30      HALT              J177400 DID NOT NEG TO 400
31      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 400
32      MOVZL 0,0
33      NEGTS 12,7,0,100,177000
34      JAC0=100 COMING INTO TEST IT SHD NEG TO=177000
35      JNEG IS EQUIVALENT TO COM+INC
36      JCARRY IS THROUGH BIT 7 BUT SHOULD STORE AT BIT 6
37      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
38      JNEG12:
39      NEG 0,2,SNR      J100+1 SHD=177000
40      HALT              JCARRY WENT THROUGH BIT 6
41      JAC2=177000 IT SHOULD NEG AGAIN TO=AC0 OR 100
42      JNG12A:
43      NEG 2,3          JAC2=177000 3 SHD=100
44      ADC 0,3          JAC3 SHD NOW=-1
45      COM# 3,3,SZR     JAND ITS COM#0
46      HALT              J177000 DID NOT NEG TO 100
47      JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 100
48      MOVZL 0,0
49      NEGTS 13,6,5,2000,176000
50      JAC0=2000 COMING INTO TEST IT SHD NEG TO=176000
51      JNEG IS EQUIVALENT TO COM+INC
52      JCARRY IS THROUGH BIT 6 BUT SHOULD STORE AT BIT 5
53      JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
54      JNEG13:
55      NEG 0,2,SNR      J2000+1 SHD=176000
56      HALT              JCARRY WENT THROUGH BIT 5
57      JAC2=176000 IT SHOULD NEG AGAIN TO=AC0 OR 2000
58      JNG13A:
59      NEG 2,3          JAC2=176000 3 SHD=2000
60      ADC 0,3          JAC3 SHD NOW=-1

```

```

0039 MNLGC
01 02203 174014      COM# 3,3, SZR      JAND ITS COM#0
02 02204 063077      HALT              J170000 DID NOT NEG TO 2000
03                  JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 2000
04 02205 101120      MOVZL 0,0
05                  NEGTS 14,5,4,4000,174000
06                  JAC0=4000 COMING INTO TEST IT SHD NEG TO=174000
07                  JNEG IS EQUIVALENT TO COM+INC
08                  JCARRY IS THROUGH BIT 5 BUT SHOULD STORE AT BIT 4
09                  JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
10
11 02206 110405      JNEG14:          NEG 0,2,SNR      J4000+1 SHD=174000
12 02207 063077      HALT              JCARRY WENT THROUGH BIT 4
13                  JAC2=174000 IT SHOULD NEG AGAIN TO=AC0 OR 4000
14
15 02210 154400      JNG14A:          NEG 2,3          JAC2=174000 3 SHD=4000
16 02211 110000      ADC 0,3           JAC3 SHD NOW=-1
17 02212 174014      COM# 3,3, SZH     JAND ITS COM#0
18 02213 063077      HALT              J174000 DID NOT NEG TO 4000
19                  JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 4000
20 02214 101120      MOVZL 0,0
21                  NEGTS 15,4,3,10000,170000
22                  JAC0=10000 COMING INTO TEST IT SHD NEG TO=170000
23                  JNEG IS EQUIVALENT TO COM+INC
24                  JCARRY IS THROUGH BIT 4 BUT SHOULD STORE AT BIT 3
25                  JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
26
27 02215 110405      JNEG15:          NEG 0,2,SNR      J10000+1 SHD=170000
28 02216 063077      HALT              JCARRY WENT THROUGH BIT 3
29                  JAC2=170000 IT SHOULD NEG AGAIN TO=AC0 OR 10000
30
31 02217 154400      JNG15A:          NEG 2,3          JAC2=170000 3 SHD=10000
32 02220 110000      ADC 0,3           JAC3 SHD NOW=-1
33 02221 174014      COM# 3,3, SZH     JAND ITS COM#0
34 02222 063077      HALT              J170000 DID NOT NEG TO 10000
35                  JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 10000
36 02223 101120      MOVZL 0,0
37                  NEGTS 16,3,1,20000,100000
38                  JAC0=20000 COMING INTO TEST IT SHD NEG TO=100000
39                  JNEG IS EQUIVALENT TO COM+INC
40                  JCARRY IS THROUGH BIT 3 BUT SHOULD STORE AT BIT 1
41                  JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
42
43 02224 110405      JNEG16:          NEG 0,2,SNR      J20000+1 SHD=100000
44 02225 063077      HALT              JCARRY WENT THROUGH BIT 1
45                  JAC2=100000 IT SHOULD NEG AGAIN TO=AC0 OR 20000
46
47 02226 154400      JNG16A:          NEG 2,3          JAC2=100000 3 SHD=20000
48 02227 110000      ADC 0,3           JAC3 SHD NOW=-1
49 02230 174014      COM# 3,3, SZR     JAND ITS COM#0
50 02231 063077      HALT              J100000 DID NOT NEG TO 20000
51                  JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 20000
52 02232 101120      MOVZL 0,0
53                  NEGTS 17,2,1,40000,140000
54                  JAC0=40000 COMING INTO TEST IT SHD NEG TO=140000
55                  JNEG IS EQUIVALENT TO COM+INC
56                  JCARRY IS THROUGH BIT 2 BUT SHOULD STORE AT BIT 1
57                  JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
58
59 02233 110405      JNEG17:          NEG 0,2,SNR      J40000+1 SHD=140000
00 02234 063077      HALT              JCARRY WENT THROUGH BIT 1

```

```

0040 MNLGC
01                  JAC2=140000 IT SHOULD NEG AGAIN TO=AC0 OR 40000
02
03 02235 154400      JNG17A:          NEG 2,3          JAC2=140000 3 SHD=40000
04 02236 110000      ADC 0,3           JAC3 SHD NOW=-1
05 02237 174014      COM# 3,3, SZR     JAND ITS COM#0
06 02240 063077      HALT              J140000 DID NOT NEG TO 40000
07                  JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 40000
08 02241 101120      MOVZL 0,0
09                  NEGTS 18,1,0,100000,100000
10                  JAC0=100000 COMING INTO TEST IT SHD NEG TO=100000
11                  JNEG IS EQUIVALENT TO COM+INC
12                  JCARRY IS THROUGH BIT 1 BUT SHOULD STORE AT BIT 0
13                  JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
14
15 02242 110405      JNEG18:          NEG 0,2,SNR      J100000+1 SHD=100000
16 02243 063077      HALT              JCARRY WENT THROUGH BIT 0
17                  JAC2=100000 IT SHOULD NEG AGAIN TO=AC0 OR 100000
18
19 02244 154400      JNG18A:          NEG 2,3          JAC2=100000 3 SHD=100000
20 02245 110000      ADC 0,3           JAC3 SHD NOW=-1
21 02246 174014      COM# 3,3, SZR     JAND ITS COM#0
22 02247 063077      HALT              J100000 DID NOT NEG TO 100000
23                  JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 100000
24 02250 101120      MOVZL 0,0

```

```

10041 MNLGC
01          JAC0=0 COMING INTO TEST IT SHD NEG TO =0
02          JARRY IS THROUGH BIT 0 AND SHOULD COM CRY
03          JNEG19:
04 02251 110404      NEG 0,2,SZR      J=0+1=0
05 02252 063077      MALT             JSEE AC2 NOT=0
06          JAC2 =P IT SHU NEGATE TO =0 IN AC3
07          JNG19A:
08 02253 154404      NEG 2,3,SZR
09 02254 063077      MALT             J0 DID NOT NEG TO 0
10
11          JNEGATING 0 SHOULD COMPLIMENT CRY 0 TO 1
12
13          JNEG20:
14 02255 102000      ADC 0,0
15 02256 100040      COM0 0,0
16 02257 100423      NEGZ 0,0,SNC
17 02260 063077      MALT             JNEG 0 DID NOT SET CRY
18
19          JNEGATING 0 SHOULD COM CRY 1 TO 0
20
21          JNEG21:
22 02261 102000      ADC 0,0
23 02262 100020      COMZ 0,0
24 02263 100442      NEG0 0,0,SZC
25 02264 063077      MALT             JNEG 0 DID NOT CLR CRY

```

```

10042 MNLGC
01
02          JTES" FOR EXISTANCE OF SUB INSTRUCTION
03          JFIRST TIME FOR SUB
04
05          JSUB00:
06 02265 102000      ADC 0,0          JAC0=-1
07 02266 102404      SUB 0,0,SZR      JSUB -1 FROM -1
08 02267 063077      MALT             JEXAMINE AC0 FOR ERR SHD=0
09          JSUBTRACT +1 FROM +1 CHECK FOR 0 RESULT (2ND SUB)
10          JSUB01:
11 02270 102000      ADC 0,0
12 02271 100405      NEG 0,0,SNR      JSET AC0=+1
13 02272 063077      MALT             JSET UP FAILED AC0 SHD=+1
14 02273 102404      SUB 0,0,SZR      J+1=+1 SHD=0
15 02274 063077      MALT             JSUB +1=+1 FAILED SEE AC0
16
17          JDEFINE SUBTRACT "SUB" TEST MACRO
18
19          .MACRO SUBTS
20          JAC0=A2 COMING INTO THIS TEST A2=A2 SHOULD=0 RESULT
21          J0=A2 NEGATED=A2 SHD=0 INTO AC3
22          JSUBA1:
23          MOV0 0,1
24          SUBZ 0,1,SZR
25          MALT             JA2=A2 SEE AC1 SHD=0
26          MOV 0,0,SNR      J0 CRY SHD =1 FROM CRYOUT
27          MALT             JAC0=A2(?) CRY SHD=1
28          ADC 2,2
29          COM 2,2 JMAKE AC2=0 FOR TEST
30          J0=A2 SHOULD=-A2 NEGATED TO AC3
31          SUB 0,2          J0=A2
32          NEGZ 2,3         JNEGATED SHD=A2
33          SUB0 0,3,SZR     JA2=A2 SHD=0 AGAIN
34          MALT
35          MOV 0,0,SZC      JCRY SHD COMP 1 TO 0
36          MALT             JCRY OUT FAILED
37          MOVZL 0,0        JSET UP NEXT TEST
38
39          X
40          JSET UP SUBTRACT TESTS
41 02275 102000      ADC 0,0
42 02276 100140      COM0L 0,0

```

10043 MNLGC

```
01
02
03          SUBTS 02,1
04          JAC0=1 COMING INTO THIS TEST 1-1 SHOULD=0 RESULT
05          J0=1 NEGATED=1 SHD=0 INTO AC3
06          ISUB02:
07          MOVO 0,1
08          SUBZ 0,1,SZR
09          HALT          J1=1 SEE AC1 SHD=0
10          MOV 0,0,SBN   J0 CRY SHD =1 FROM CRYOUT
11          HALT          JAC0=1(?) CRY SHD=1
12          ADC 2,2
13          COM 2,2 JMAKE AC2=0 FOR TEST
14          J0=1 SHOULD=-1 NEGATED TO AC3
15          SUB 0,2          J0=1
16          NEGZ 2,3        JNEGATED SHD=1
17          SUBO 0,3,SZR   J1=1 SHD=0 AGAIN
18          HALT
19          MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
20          HALT          JCRY OUT FAILED
21          MOVZL 0,0      JSET UP NEXT TEST
22          SUBTS 03,2
23          JAC0=2 COMING INTO THIS TEST 2-2 SHOULD=0 RESULT
24          J0=2 NEGATED=2 SHD=0 INTO AC3
25          ISUB03:
26          MOVO 0,1
27          SUBZ 0,1,SZR
28          HALT          J2=2 SEE AC1 SHD=0
29          MOV 0,0,SBN   J0 CRY SHD =1 FROM CRYOUT
30          HALT          JAC0=2(?) CRY SHD=1
31          ADC 2,2
32          COM 2,2 JMAKE AC2=0 FOR TEST
33          J0=2 SHOULD=-2 NEGATED TO AC3
34          SUB 0,2          J0=2
35          NEGZ 2,3        JNEGATED SHD=2
36          SUBO 0,3,SZR   J2=2 SHD=0 AGAIN
37          HALT
38          MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
39          HALT          JCRY OUT FAILED
40          MOVZL 0,0      JSET UP NEXT TEST
41          SUBTS 04,4
42          JAC0=4 COMING INTO THIS TEST 4-4 SHOULD=0 RESULT
43          J0=4 NEGATED=4 SHD=0 INTO AC3
44          ISUB04:
45          MOVO 0,1
46          SUBZ 0,1,SZR
47          HALT          J4=4 SEE AC1 SHD=0
48          MOV 0,0,SBN   J0 CRY SHD =1 FROM CRYOUT
49          HALT          JAC0=4(?) CRY SHD=1
50          ADC 2,2
51          COM 2,2 JMAKE AC2=0 FOR TEST
52          J0=4 SHOULD=-4 NEGATED TO AC3
53          SUB 0,2          J0=4
54          NEGZ 2,3        JNEGATED SHD=4
55          SUBO 0,3,SZR   J4=4 SHD=0 AGAIN
56          HALT
57          MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
58          HALT          JCRY OUT FAILED
59          MOVZL 0,0      JSET UP NEXT TEST
60          SUBTS 05,10
61          JAC0=10 COMING INTO THIS TEST 10-10 SHOULD=0 RESULT
```

0044 MNLGC

```
01          J0=10 NEGATED=10 SHD=0 INTO AC3
02          ISUB05:
03          MOVO 0,1
04          SUBZ 0,1,SZR
05          HALT          J10=10 SEE AC1 SHD=0
06          MOV 0,0,SBN   J0 CRY SHD =1 FROM CRYOUT
07          HALT          JAC0=10(?) CRY SHD=1
08          ADC 2,2
09          COM 2,2 JMAKE AC2=0 FOR TEST
10          J0=10 SHOULD=-10 NEGATED TO AC3
11          SUB 0,2          J0=10
12          NEGZ 2,3        JNEGATED SHD=10
13          SUBO 0,3,SZR   J10=10 SHD=0 AGAIN
14          HALT
15          MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
16          HALT          JCRY OUT FAILED
17          MOVZL 0,0      JSET UP NEXT TEST
18          SUBTS 06,20
19          JAC0=20 COMING INTO THIS TEST 20-20 SHOULD=0 RESULT
20          J0=20 NEGATED=20 SHD=0 INTO AC3
21          ISUB06:
22          MOVO 0,1
23          SUBZ 0,1,SZR
24          HALT          J20=20 SEE AC1 SHD=0
25          MOV 0,0,SBN   J0 CRY SHD =1 FROM CRYOUT
26          HALT          JAC0=20(?) CRY SHD=1
27          ADC 2,2
28          COM 2,2 JMAKE AC2=0 FOR TEST
29          J0=20 SHOULD=-20 NEGATED TO AC3
30          SUB 0,2          J0=20
31          NEGZ 2,3        JNEGATED SHD=20
32          SUBO 0,3,SZR   J20=20 SHD=0 AGAIN
33          HALT
34          MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
35          HALT          JCRY OUT FAILED
36          MOVZL 0,0      JSET UP NEXT TEST
37          SUBTS 07,40
38          JAC0=40 COMING INTO THIS TEST 40-40 SHOULD=0 RESULT
39          J0=40 NEGATED=40 SHD=0 INTO AC3
40          ISUB07:
41          MOVO 0,1
42          SUBZ 0,1,SZR
43          HALT          J40=40 SEE AC1 SHD=0
44          MOV 0,0,SBN   J0 CRY SHD =1 FROM CRYOUT
45          HALT          JAC0=40(?) CRY SHD=1
46          ADC 2,2
47          COM 2,2 JMAKE AC2=0 FOR TEST
48          J0=40 SHOULD=-40 NEGATED TO AC3
49          SUB 0,2          J0=40
50          NEGZ 2,3        JNEGATED SHD=40
51          SUBO 0,3,SZR   J40=40 SHD=0 AGAIN
52          HALT
53          MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
54          HALT          JCRY OUT FAILED
55          MOVZL 0,0      JSET UP NEXT TEST
56          SUBTS 08,100
57          JAC0=100 COMING INTO THIS TEST 100-100 SHOULD=0 RESULT
58          J0=100 NEGATED=100 SHD=0 INTO AC3
59          ISUB08:
60          MOVO 0,1
```

0045 MNLGC

```

01 02424 106424      SUBZ 0,1,SZR
02 02425 063077      HALT
03 02426 101007      MOV 0,0,SNB        !100-100 SEE AC1 SHD=0
04 02427 063077      HALT                !0 CRY SHD =1 FROM CRYOUT
05 02430 152000      ADC 2,2
06 02431 150000      COM 2,2 !MAKE AC2=0 FOR TEST
07                    !0-100 SHOULD=-100 NEGATED TO AC3
08 02432 112400      SUB 0,2            !0=100
09 02433 154420      NEGZ 2,3          !NEGATED SHD=100
10 02434 116444      SUBO 0,3,SZR     !100-100 SHD=0 AGAIN
11 02435 063077      HALT
12 02436 101002      MOV 0,0,SZC      !CRY SHD COMP 1 TO 0
13 02437 063077      HALT                !CRY OUT FAILED
14 02440 101120      MOVZL 0,0        !SET UP NEXT TEST
15                    SUBTS 00,200
16                    !AC0=200 COMING INTO THIS TEST 200-200 SHOULD=0 RESULT
17                    !0-200 NEGATED=200 SHD=0 INTO AC3
18                    !SUB09:
19 02441 105040      MOVO 0,1
20 02442 106424      SUBZ 0,1,SZR
21 02443 063077      HALT                !200-200 SEE AC1 SHD=0
22 02444 101007      MOV 0,0,SNB     !0 CRY SHD =1 FROM CRYOUT
23 02445 063077      HALT                !AC0=200(?) CRY SHD=1
24 02446 152000      ADC 2,2
25 02447 150000      COM 2,2 !MAKE AC2=0 FOR TEST
26                    !0-200 SHOULD=-200 NEGATED TO AC3
27 02450 112400      SUB 0,2            !0=200
28 02451 154420      NEGZ 2,3          !NEGATED SHD=200
29 02452 116444      SUBO 0,3,SZR     !200-200 SHD=0 AGAIN
30 02453 063077      HALT
31 02454 101002      MOV 0,0,SZC      !CRY SHD COMP 1 TO 0
32 02455 063077      HALT                !CRY OUT FAILED
33 02456 101120      MOVZL 0,0        !SET UP NEXT TEST
34                    SUBTS 10,400
35                    !AC0=400 COMING INTO THIS TEST 400-400 SHOULD=0 RESULT
36                    !0-400 NEGATED=400 SHD=0 INTO AC3
37                    !SUB10:
38 02457 105040      MOVO 0,1
39 02460 106424      SUBZ 0,1,SZR
40 02461 063077      HALT                !400-400 SEE AC1 SHD=0
41 02462 101007      MOV 0,0,SNB     !0 CRY SHD =1 FROM CRYOUT
42 02463 063077      HALT                !AC0=400(?) CRY SHD=1
43 02464 152000      ADC 2,2
44 02465 150000      COM 2,2 !MAKE AC2=0 FOR TEST
45                    !0-400 SHOULD=-400 NEGATED TO AC3
46 02466 112400      SUB 0,2            !0=400
47 02467 154420      NEGZ 2,3          !NEGATED SHD=400
48 02470 116444      SUBO 0,3,SZR     !400-400 SHD=0 AGAIN
49 02471 063077      HALT
50 02472 101002      MOV 0,0,SZC      !CRY SHD COMP 1 TO 0
51 02473 063077      HALT                !CRY OUT FAILED
52 02474 101120      MOVZL 0,0        !SET UP NEXT TEST
53                    SUBTS 11,1000
54                    !AC0=1000 COMING INTO THIS TEST 1000-1000 SHOULD=0 RESULT
55                    !0-1000 NEGATED=1000 SHD=0 INTO AC3
56                    !SUB11:
57 02475 105040      MOVO 0,1
58 02476 106424      SUBZ 0,1,SZR
59 02477 063077      HALT                !1000-1000 SEE AC1 SHD=0
60 02500 101007      MOV 0,0,SNB     !0 CRY SHD =1 FROM CRYOUT

```

0046 MNLGC

```

01 02501 063077      HALT                !AC0=1000(?) CRY SHD=1
02 02502 152000      ADC 2,2
03 02503 150000      COM 2,2 !MAKE AC2=0 FOR TEST
04                    !0-1000 SHOULD=-1000 NEGATED TO AC3
05 02504 112400      SUB 0,2            !0=1000
06 02505 154420      NEGZ 2,3          !NEGATED SHD=1000
07 02506 116444      SUBO 0,3,SZR     !1000-1000 SHD=0 AGAIN
08 02507 063077      HALT
09 02510 101002      MOV 0,0,SZC      !CRY SHD COMP 1 TO 0
10 02511 063077      HALT                !CRY OUT FAILED
11 02512 101120      MOVZL 0,0        !SET UP NEXT TEST
12                    SUBTS 12,2000
13                    !AC0=2000 COMING INTO THIS TEST 2000-2000 SHOULD=0 RESULT
14                    !0-2000 NEGATED=2000 SHD=0 INTO AC3
15                    !SUB12:
16 02513 105040      MOVO 0,1
17 02514 106424      SUBZ 0,1,SZR
18 02515 063077      HALT                !2000-2000 SEE AC1 SHD=0
19 02516 101007      MOV 0,0,SNB     !0 CRY SHD =1 FROM CRYOUT
20 02517 063077      HALT                !AC0=2000(?) CRY SHD=1
21 02520 152000      ADC 2,2
22 02521 150000      COM 2,2 !MAKE AC2=0 FOR TEST
23                    !0-2000 SHOULD=-2000 NEGATED TO AC3
24 02522 112400      SUB 0,2            !0=2000
25 02523 154420      NEGZ 2,3          !NEGATED SHD=2000
26 02524 116444      SUBO 0,3,SZR     !2000-2000 SHD=0 AGAIN
27 02525 063077      HALT
28 02526 101002      MOV 0,0,SZC      !CRY SHD COMP 1 TO 0
29 02527 063077      HALT                !CRY OUT FAILED
30 02530 101120      MOVZL 0,0        !SET UP NEXT TEST
31                    SUBTS 13,4000
32                    !AC0=4000 COMING INTO THIS TEST 4000-4000 SHOULD=0 RESULT
33                    !0-4000 NEGATED=4000 SHD=0 INTO AC3
34                    !SUB13:
35 02531 105040      MOVO 0,1
36 02532 106424      SUBZ 0,1,SZR
37 02533 063077      HALT                !4000-4000 SEE AC1 SHD=0
38 02534 101007      MOV 0,0,SNB     !0 CRY SHD =1 FROM CRYOUT
39 02535 063077      HALT                !AC0=4000(?) CRY SHD=1
40 02536 152000      ADC 2,2
41 02537 150000      COM 2,2 !MAKE AC2=0 FOR TEST
42                    !0-4000 SHOULD=-4000 NEGATED TO AC3
43 02540 112400      SUB 0,2            !0=4000
44 02541 154420      NEGZ 2,3          !NEGATED SHD=4000
45 02542 116444      SUBO 0,3,SZR     !4000-4000 SHD=0 AGAIN
46 02543 063077      HALT
47 02544 101002      MOV 0,0,SZC      !CRY SHD COMP 1 TO 0
48 02545 063077      HALT                !CRY OUT FAILED
49 02546 101120      MOVZL 0,0        !SET UP NEXT TEST
50                    SUBTS 14,10000
51                    !AC0=10000 COMING INTO THIS TEST 10000-10000 SHOULD=0 RESULT
52                    !0-10000 NEGATED=10000 SHD=0 INTO AC3
53                    !SUB14:
54 02547 105040      MOVO 0,1
55 02550 106424      SUBZ 0,1,SZR
56 02551 063077      HALT                !10000-10000 SEE AC1 SHD=0
57 02552 101007      MOV 0,0,SNB     !0 CRY SHD =1 FROM CRYOUT
58 02553 063077      HALT                !AC0=10000(?) CRY SHD=1
59 02554 152000      ADC 2,2
60 02555 150000      COM 2,2 !MAKE AC2=0 FOR TEST

```


0047 MNLGC

```
01          J0=10000 SHOULD=-10000 NEGATED TO AC3
02 02556 112400    SUB 0,2          J0=10000
03 02557 154420    NEGZ 2,3         JNEGATED SHD=10000
04 02560 116444    SUB0 0,3,SZR     J10000-10000 SHD=# AGAIN
05 02561 063077    HALT
06 02562 101002    MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
07 02563 063077    HALT           JCRY OUT FAILED
08 02564 101120    MOVZL 0,0      JSET UP NEXT TEST
09          SUBTS 15,20000
10          JAC0=20000 COMING INTO THIS TEST 20000-20000 SHOULD=0 RESULT
11          J0=20000 NEGATED=20000 SHD=0 INTO AC3
12          JSUB15:
13 02565 105040    MOVO 0,1
14 02566 106424    SUBZ 0,1,SZR
15 02567 063077    HALT           J20000-20000 SEE AC1 SHD=0
16 02570 101007    MOV 0,0,SNB    J0 CRY SHD =1 FROM CRYOUT
17 02571 063077    HALT           JAC0=20000(?) CRY SHD=1
18 02572 152000    ADC 2,2
19 02573 150000    COM 2,2 JMAKE AC2=0 FOR TEST
20          J0=20000 SHOULD=-20000 NEGATED TO AC3
21 02574 112400    SUB 0,2          J0=20000
22 02575 154420    NEGZ 2,3         JNEGATED SHD=20000
23 02576 116444    SUB0 0,3,SZR     J20000-20000 SHD=# AGAIN
24 02577 063077    HALT
25 02600 101002    MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
26 02601 063077    HALT           JCRY OUT FAILED
27 02602 101120    MOVZL 0,0      JSET UP NEXT TEST
28          SUBTS 16,40000
29          JAC0=40000 COMING INTO THIS TEST 40000-40000 SHOULD=0 RESULT
30          J0=40000 NEGATED=40000 SHD=0 INTO AC3
31          JSUB16:
32 02603 105040    MOVO 0,1
33 02604 106424    SUBZ 0,1,SZR
34 02605 063077    HALT           J40000-40000 SEE AC1 SHD=0
35 02606 101007    MOV 0,0,SNB    J0 CRY SHD =1 FROM CRYOUT
36 02607 063077    HALT           JAC0=40000(?) CRY SHD=1
37 02610 152000    ADC 2,2
38 02611 150000    COM 2,2 JMAKE AC2=0 FOR TEST
39          J0=40000 SHOULD=-40000 NEGATED TO AC3
40 02612 112400    SUB 0,2          J0=40000
41 02613 154420    NEGZ 2,3         JNEGATED SHD=40000
42 02614 116444    SUB0 0,3,SZR     J40000-40000 SHD=# AGAIN
43 02615 063077    HALT
44 02616 101002    MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
45 02617 063077    HALT           JCRY OUT FAILED
46 02620 101120    MOVZL 0,0      JSET UP NEXT TEST
47          SUBTS 17,100000
48          JAC0=100000 COMING INTO THIS TEST 100000-100000 SHOULD=0 RESULT
49          J0=100000 NEGATED=100000 SHD=0 INTO AC3
50          JSUB17:
51 02621 105040    MOVO 0,1
52 02622 106424    SUBZ 0,1,SZR
53 02623 063077    HALT           J100000-100000 SEE AC1 SHD=0
54 02624 101007    MOV 0,0,SNB    J0 CRY SHD =1 FROM CRYOUT
55 02625 063077    HALT           JAC0=100000(?) CRY SHD=1
56 02626 152000    ADC 2,2
57 02627 150000    COM 2,2 JMAKE AC2=0 FOR TEST
58          J0=100000 SHOULD=-100000 NEGATED TO AC3
59 02630 112400    SUB 0,2          J0=100000
60 02631 154420    NEGZ 2,3         JNEGATED SHD=100000
```

0048 MNLGC

```
01 02632 116444    SUB0 0,3,SZR     J100000-100000 SHD=# AGAIN
02 02633 063077    HALT
03 02634 101002    MOV 0,0,SZC     JCRY SHD COMP 1 TO 0
04 02635 063077    HALT           JCRY OUT FAILED
05 02636 101120    MOVZL 0,0      JSET UP NEXT TEST
06
07
```

```

10049 MNLGC
01          FLOAD ACCUMULATOR TESTS FIRST MRI FIRST LDA
02          FLDA00:
03 02637 1024000  SUR 0,0
04 02640 1050000  MOVU 0,1
05 02641 0200065  LDA 0,K1          JK1=1
06 02642 1010005  MOV 0,0,SNR      FAC IS AT LEAST NON ZERO
07 02643 0630777  HALT             JDID NOT LOAD AC0 WITH+1
08 02044 1052034  MOVZRN 0,1,SZR   JCHECK AC0 TO REALLY=+1
09 02645 0630777  HALT             FSEE AC0 NOT=+1
10          JFIRST USE OF MRI OR LDA INSTRUCTION
11          JINCORRECT RESULT IN AC0 COULD BE DUE TO ANY OF
12          JA VARIETY OF PROBLEMS INCLUDING EFA
13          JIF MRI DOES NOT SET ALC INSTRUCTION DECODES AS COMZ 1,0
14          FAC0 WILL=-1 AND CARRY WILL=0
15          JIF INSTRUCTION DECODES AS I/O IT=1'S NIU (AC0=0)
16          JIF DATA IN AC0 IS OTHER THAN 0 OR -1 EFA
17
18          JDEFINE MACRO TO VERIFY LDA DOES NOT DISTURB OTHER AC'S
19          .MACRO LDAT1
20          FLDA01:
21              ADC A3,A3          JSET ACA3=-1
22              MOV A3,A4
23              MOV A3,A5
24              LDA A2,K1          FLOAD +1 TO ACA2
25              AND A3,A4
26              AND A4,A5
27              COM A5,A5,SZR      FAC5 SHD =-1
28              HALT             FLDA OF A2 DIST ACA3,ACA4,ACA5
29          X
30
31          LDAT1 01,0,1,2,3
32          FLDA01:
33 02046 1200000  ADC 1,1 JSET AC1=-1
34 02647 1310000  MOV 1,2
35 02650 1350000  MOV 1,3
36 02651 0200065  LDA 0,K1          FLOAD +1 TO AC0
37 02652 1334000  AND 1,2
38 02653 1574000  AND 2,3
39 02654 1740000  COM 3,3,SZR      FAC3 SHD =-1
40 02655 0630777  HALT             FLDA OF 0 DIST AC1,AC2,AC3
41          LDAT1 02,1,2,3,0
42          FLDA02:
43 02656 1520000  ADC 2,2 JSET AC2=-1
44 02657 1550000  MOV 2,3
45 02660 1410000  MOV 2,0
46 02661 0240065  LDA 1,K1          FLOAD +1 TO AC1
47 02662 1574000  AND 2,3
48 02663 1634000  AND 3,0
49 02664 1000004  COM 0,0,SZR      FAC0 SHD =-1
50 02665 0630777  HALT             FLDA OF 1 DIST AC2,AC3,AC0
51          LDAT1 03,2,3,0,1
52          FLDA03:
53 02666 1700000  ADC 3,3 JSET AC3=-1
54 02667 1610000  MOV 3,0
55 02670 1650000  MOV 3,1
56 02671 0300065  LDA 2,K1          FLOAD +1 TO AC2
57 02672 1634000  AND 3,0
58 02673 1074000  AND 0,1
59 02674 1240004  COM 1,1,SZR      FAC1 SHD =-1
60 02675 0630777  HALT             FLDA OF 2 DIST AC3,AC0,AC1

```

```

0050 MNLGC
01          LDAT1 04,3,0,1,2
02          FLDA04:
03 02676 1020000  ADC 0,0 JSET AC0=-1
04 02677 1050000  MOV 0,1
05 02700 1110000  MOV 0,2
06 02701 0340065  LDA 3,K1          FLOAD +1 TO AC3
07 02702 1074000  AND 0,1
08 02703 1334000  AND 1,2
09 02704 1500004  COM 2,2,SZR      FAC2 SHD =-1
10 02705 0630777  HALT             FLDA OF 3 DIST AC0,AC1,AC2

```

```

10051 MNLGC
01          ;FURTHER TEST OF LDA INSTRUCTION
02 02700 020113      LDA 0,K25252
03 02707 024114      LDA 1,K02525
04 02710 107404      AND 0,1,SZR
05 02711 063077      HALT
06 02712 024114      LDA 1,K02525
07 02713 101100      MOVL 0,0
08 02714 106404      SUB 0,1,SZR
09 02715 063077      HALT

```

```

10052 MNLGC
01          ;FIRST TEST OF BYTE SWAP "S"
02          ;CALC .IRB.IRY INTO ALU SHIFTER
03
04          ;SWP00:
05 02716 102745      SUBUS 0,0,SNR
06 02717 101324      MOVZS 0,0,SZR
07 02720 063077      HALT
08          ;SWP01:
09 02721 102323      AUCZS 0,0,SNC
10 02722 101302      MOVZS 0,0,SZC
11 02723 063077      HALT
12          ;SWP02:
13 02724 102722      SUBZS 0,0,SZC
14 02725 101303      MOVZS 0,0,SNC
15 02726 063077      HALT
16          ;SWP03:
17 02727 102725      SUBZS 0,0,SNR
18 02730 101344      MOVUS 0,0,SZR
19 02731 063077      HALT
20          ;ERROR DEPENDS ON A 1 IN BIT 0 OR 15 SEE ALU SHIFTER
21
22          ;DEFINE SWAP TEST MACRO
23          .MACRO SWPTS
24          ;AC0=A6 AC1=A7
25          ;SWPA1:
26          LDA 0,A2          ;GET A6
27          LDA 1,A3          ;A7 EXPECTED RESULT
28          MOVZS 0,3          ;"S" BIT A4 TO BIT A5
29          SUB 1,3,SZR
30          HALT              ;FAILED EX AC2
31          *
32
33
34
35          SWPTS 04,K1,K400,15,7,1,400
36          ;AC0=1 AC1=400
37          ;SWP04:
38 02732 020065      LDA 0,K1          ;GET 1
39 02733 024100      LDA 1,K400       ;400 EXPECTED RESULT
40 02734 115320      MOVZS 0,3          ;"S" BIT 15 TO BIT 7
41 02735 130404      SUB 1,3,SZR
42 02736 063077      HALT              ;FAILED EX AC2
43          SWPTS 05,K2,K1000,14,6,2,1000
44          ;AC0=2 AC1=1000
45          ;SWP05:
46 02737 020066      LDA 0,K2          ;GET 2
47 02740 024101      LDA 1,K1000      ;1000 EXPECTED RESULT
48 02741 115320      MOVZS 0,3          ;"S" BIT 14 TO BIT 6
49 02742 130404      SUB 1,3,SZR
50 02743 063077      HALT              ;FAILED EX AC2
51          SWPTS 06,K4,K2000,13,5,4,2000
52          ;AC0=4 AC1=2000
53          ;SWP06:
54 02744 020070      LDA 0,K4          ;GET 4
55 02745 024102      LDA 1,K2000      ;2000 EXPECTED RESULT
56 02746 115320      MOVZS 0,3          ;"S" BIT 13 TO BIT 5
57 02747 130404      SUB 1,3,SZR
58 02750 063077      HALT              ;FAILED EX AC2
59          SWPTS 07,K10,K4000,12,4,10,4000
60          ;AC0=10 AC1=4000

```

0053 MNLGC

```

01
02 02751 020072 JSWP07: LDA 0,K10 JGET 10
03 02752 024103 LDA 1,K4000 J4000 EXPECTED RESULT
04 02753 115320 MOVZS 0,3 J"S" BIT 12 TO BIT 4
05 02754 136404 SUB 1,3,SZR
06 02755 063077 HALT JFAILED EX AC2
SWPTS 08,K20,K10K,11,3,20,10000
JAC0=20 AC1=10000
07
08 JSWP08: LDA 0,K20 JGET 20
09 02756 024104 LDA 1,K10K J10000 EXPECTED RESULT
10 02757 115320 MOVZS 0,3 J"S" BIT 11 TO BIT 3
11 02761 136404 SUB 1,3,SZR
12 02762 063077 HALT JFAILED EX AC2
SWPTS 09,K40,K20K,10,2,40,20000
JAC0=40 AC1=20000
13
14 JSWP09: LDA 0,K40 JGET 40
15 02763 024105 LDA 1,K20K J20000 EXPECTED RESULT
16 02764 115320 MOVZS 0,3 J"S" BIT 10 TO BIT 2
17 02765 136404 SUB 1,3,SZR
18 02766 063077 HALT JFAILED EX AC2
SWPTS 10,K100,K40K,9,1,100,40000
JAC0=100 AC1=40000
19
20 JSWP10: LDA 0,K100 JGET 100
21 02767 024106 LDA 1,K40K J40000 EXPECTED RESULT
22 02772 115320 MOVZS 0,3 J"S" BIT 9 TO BIT 1
23 02773 136404 SUB 1,3,SZR
24 02774 063077 HALT JFAILED EX AC2
SWPTS 11,K200,K100K,8,0,200,100000
JAC0=200 AC1=100000
25
26 JSWP11: LDA 0,K200 JGET 200
27 02775 024107 LDA 1,K100K J100000 EXPECTED RESULT
28 02776 115320 MOVZS 0,3 J"S" BIT 8 TO BIT 0
29 02777 136404 SUB 1,3,SZR
30 02778 063077 HALT JFAILED EX AC2
SWPTS 12,K400,K1,7,15,400,1
JAC0=400 AC1=1
31
32 JSWP12: LDA 0,K400 JGET 400
33 02779 024108 LDA 1,K1 J1 EXPECTED RESULT
34 02780 115320 MOVZS 0,3 J"S" BIT 7 TO BIT 15
35 02781 136404 SUB 1,3,SZR
36 02782 063077 HALT JFAILED EX AC2
SWPTS 13,K1000,K2,6,14,1000,2
JAC0=1000 AC1=2
37
38 JSWP13: LDA 0,K1000 JGET 1000
39 02783 024109 LDA 1,K2 J2 EXPECTED RESULT
40 02784 115320 MOVZS 0,3 J"S" BIT 6 TO BIT 14
41 02785 136404 SUB 1,3,SZR
42 02786 063077 HALT JFAILED EX AC2
SWPTS 14,K2000,K4,5,13,2000,4
JAC0=2000 AC1=4
43
44 JSWP14: LDA 0,K2000 JGET 2000
45 02787 024110 LDA 1,K4 J4 EXPECTED RESULT
46 02788 115320 MOVZS 0,3 J"S" BIT 5 TO BIT 13

```

0054 MNLGC

```

01 03017 136404 SUB 1,3,SZR
02 03018 063077 HALT JFAILED EX AC2
SWPTS 15,K4000,K10,4,12,4000,10
JAC0=4000 AC1=10
03
04 JSWP15: LDA 0,K4000 JGET 4000
05 03019 024111 LDA 1,K10 J10 EXPECTED RESULT
06 03020 115320 MOVZS 0,3 J"S" BIT 4 TO BIT 12
07 03021 136404 SUB 1,3,SZR
08 03022 063077 HALT JFAILED EX AC2
SWPTS 16,K10K,K20,3,11,10000,20
JAC0=10000 AC1=20
09
10 JSWP16: LDA 0,K10K JGET 10000
11 03023 024112 LDA 1,K20 J20 EXPECTED RESULT
12 03024 115320 MOVZS 0,3 J"S" BIT 3 TO BIT 11
13 03025 136404 SUB 1,3,SZR
14 03026 063077 HALT JFAILED EX AC2
SWPTS 17,K20K,K40,2,10,20000,40
JAC0=20000 AC1=40
15
16 JSWP17: LDA 0,K20K JGET 20000
17 03027 024113 LDA 1,K40 J40 EXPECTED RESULT
18 03028 115320 MOVZS 0,3 J"S" BIT 2 TO BIT 10
19 03029 136404 SUB 1,3,SZR
20 03030 063077 HALT JFAILED EX AC2
SWPTS 18,K40K,K100,1,9,40000,100
JAC0=40000 AC1=100
21
22 JSWP18: LDA 0,K40K JGET 40000
23 03031 024114 LDA 1,K100 J100 EXPECTED RESULT
24 03032 115320 MOVZS 0,3 J"S" BIT 1 TO BIT 9
25 03033 136404 SUB 1,3,SZR
26 03034 063077 HALT JFAILED EX AC2
SWPTS 19,K100K,K200,0,8,100000,200
JAC0=100000 AC1=200
27
28 JSWP19: LDA 0,K100K JGET 100000
29 03035 024115 LDA 1,K200 J200 EXPECTED RESULT
30 03036 115320 MOVZS 0,3 J"S" BIT 0 TO BIT 8
31 03037 136404 SUB 1,3,SZR
32 03038 063077 HALT JFAILED EX AC2

```

```

10055 MNLGC
01          ;DEFINE MACRO FOR NO LOAD TESTS (IR12=1)
02          ;MACRO NOLOAD
03          INLD01:
04          ADC A2,A2      ;ACA2=-1
05          COM# A2,A2,SNR ;ATTEMPT TO MAKE ZEROS
06          COM A2,A2,SZR  ;ACA2 SHD HAVE =-1
07          HALT          ;ACA2 ALTERED IR12=1
08          AUC# A2,A2,SZK ;NOLOAD 1'S
09          MOV A2,A2,SZR  ;ACA2 SHD STILL=0'S
10          HALT          ;IR12=1 DID NOT BLOCK 1'S
11
12          X
13          NOLOAD 1,0
14          INLD1:
15          ADC 0,0 ;AC0=-1
16          COM# 0,0,SNR ;ATTEMPT TO MAKE ZEROS
17          COM 0,0,SZR  ;AC0 SHD HAVE =-1
18          HALT          ;AC0 ALTERED IR12=1
19          AUC# 0,0,SZR ;NOLOAD 1'S
20          MOV 0,0,SZR  ;AC0 SHD STILL=0'S
21          HALT          ;IR12=1 DID NOT BLOCK 1'S
22          NOLOAD 2,1
23          INLD2:
24          ADC 1,1 ;AC1=-1
25          COM# 1,1,SNR ;ATTEMPT TO MAKE ZEROS
26          COM 1,1,SZR  ;AC1 SHD HAVE =-1
27          HALT          ;AC1 ALTERED IR12=1
28          AUC# 1,1,SZK ;NOLOAD 1'S
29          MOV 1,1,SZR  ;AC1 SHD STILL=0'S
30          HALT          ;IR12=1 DID NOT BLOCK 1'S
31          NOLOAD 3,2
32          INLD3:
33          ADC 2,2 ;AC2=-1
34          COM# 2,2,SNR ;ATTEMPT TO MAKE ZEROS
35          COM 2,2,SZR  ;AC2 SHD HAVE =-1
36          HALT          ;AC2 ALTERED IR12=1
37          AUC# 2,2,SZK ;NOLOAD 1'S
38          MOV 2,2,SZR  ;AC2 SHD STILL=0'S
39          HALT          ;IR12=1 DID NOT BLOCK 1'S
40          NOLOAD 4,3
41          INLD4:
42          ADC 3,3 ;AC3=-1
43          COM# 3,3,SNR ;ATTEMPT TO MAKE ZEROS
44          COM 3,3,SZR  ;AC3 SHD HAVE =-1
45          HALT          ;AC3 ALTERED IR12=1
46          AUC# 3,3,SZK ;NOLOAD 1'S
47          MOV 3,3,SZR  ;AC3 SHD STILL=0'S
48          HALT          ;IR12=1 DID NOT BLOCK 1'S

```

```

10056 MNLGC
01          ;FIRST USE OF STA INSTRUCTION
02
03          ;STA00:
04          ADC 0,0
05          STA 0,KTST      ;FIRST USE OF STA
06          LDA 1,KTST     ;FIRST LDA OF LOC "KTST"
07          COM 1,2,SZR    ;SKIP IF LDA GOT -1 BACK
08          HALT          ;LDA FROM LOC "0" IS IN AC1
09          ;NO# STORE 0'S IN LOC KTST WTRY LDA KTST
10          ;STA01:
11          SUB 0,0
12          STA 0,KTST     ;2ND STA IN LOC "KTST"
13          LDA 1,KTST     ;2ND LDA OF LOC "KTST"
14          MOV 1,1,SZR    ;SKIP IS LDA GOT 0'S BACK
15          HALT
16          ;IF EITHER OF ABOVE HALTS EXAMINE LOC CONTAINING STA
17          ;IN CASE ADDRESSING MODE 1 ENABLED

```

10057 MNLGC

```

01          ;CONTINUATION OF LDA TESTS
02          ;ADDRESSING MODE 01 (IR7=1 IR6=0)
03
04          ;LDA29:
05 03120 102000    ADC 0,0          ;SET AC0=-1
06 03121 020400    LDA 0,0          ;FIRST LDA WITH IR7=1
07 03122 024110    LDA 1,KLDA,    ;GET LDA 0,, FROM PAGE 0
08 03123 106404    SUB 0,1,SZR    ;RESULT LAST 2 LOADS SHD BE=
09 03124 063077    HALT          ;LDA 0 IR7=1 FAILED
10          ;EXPECTED RESULT IN AC0 PROBABLY LOADED LOC "0" INSTEAD
11          ;AT THIS POINT IN TEST "LOC 0"=0
12          ;NOW TEST FORWARD "LDA ,+1" +1 OFFSET
13          ;LDA30:
14 03125 126000    ADC 1,1
15 03126 024401    LDA 1,+,+1    ;GET NEXT MEM LOC
16 03127 020400    LDA 0,+,+0    ;ALSO 0=LDA 0,,
17 03130 131000    MOV 1,2          ;SAVE LDA RESULTS
18 03131 112404    SUB 0,2,SZR    ;SKP BOTH LDA'S CORRECT
19 03132 063077    HALT          ;AC0 AND 1 SHD BOTH=LDA 0,,
20          ;USE NEGATIVE OFFSET FOR THE FIRST TIME
21          ;NOW TEST MODE 01 NEGATIVE OFFSET OF=-1
22          ;LDA31:
23 03133 120000    ADC 1,1
24 03134 020400    LDA 0,,          ;GET THIS INST TO AC0
25 03135 024777    LDA 1,,-1    ;FIRST USE - OFFSET TO AC1
26 03136 131000    MOV 1,2          ;SAVE LDA RESULTS
27 03137 112404    SUB 0,2,SZR    ;SKP BOTH LDA'S CORRECT
28 03140 063077    HALT
29          ;LDA ALL AC'S WITH LDA 0,, USING FORWARD OFFSETS
30          ;LDA32:
31 03141 034403    LDA 3,+,+3
32 03142 030402    LDA 2,+,+2
33 03143 024401    LDA 1,+,+1
34 03144 020400    LDA 0,,
35 03145 106414    SUB# 0,1,SZR
36 03146 063077    HALT          ;LDA 1,+,+1 FAILED
37 03147 112414    SUB# 0,2,SZR
38 03150 063077    HALT          ;LDA 2,+,+2 FAILED
39 03151 110414    SUB# 0,3,SZR
40 03152 063077    HALT          ;LDA 3,+,+3 FAILED
41
42          ;TEST LDA SEQUENCE OF - OFFSETS
43          ;LDA33:
44 03153 020400    LDA 0,,
45 03154 024777    LDA 1,,-1
46 03155 030776    LDA 2,,-2
47 03156 034775    LDA 3,,-3
48 03157 106414    SUB# 0,1,SZR
49 03160 063077    HALT          ;LDA ,,-1 FAILED
50 03161 112414    SUB# 0,2,SZR
51 03162 063077    HALT          ;LDA ,,-2 FAILED
52 03163 110414    SUB# 0,3,SZR
53 03164 063077    HALT          ;LDA ,,-3 FAILED

```

10058 MNLGC

```

01          ;TEST FOR EXISTENCE OF ISZ INSTN
02          ;FIRST USE OF ISZ INSTRUCTION
03          ;ISZ00:
04 03165 102400    SUB 0,0
05 03166 040133    STA 0,KTST
06 03167 152000    ADC 2,2          ;SET AC2=-1 ISZ COULD=LDA OR STA
07 03170 010133    ISZ KTST        ;+1 LOC KTST SHD NOW==+1
08 03171 105001    MOV 0,1,SKP    ;ALU CRY MIGHT NOT=1
09 03172 063077    HALT          ;ISZ (0+1) SKIPPED
10 03173 024133    LDA 1,KTST     ;SEE SETSKP AND ZR SKIP
11 03174 121225    MOV#R 1,0,SNR  ;MAKE SURE ISZ RESULT
12 03175 101003    MOV 0,0,SNC   ;IS=TO+1
13 03176 063077    HALT          ;0+1 DID NOT==+1
14 03177 154004    COM 2,3,SZR
15 03200 063077    HALT          ;ISZ CHANGED AC2
16
17          ;TEST FOR EXISTENCE OF DSZ INSTRUCTION
18          ;-1 TO 0 IN LGC KTST SHD=-1
19          ;FIRST USE OF DSZ INST
20          ;DSZ00:
21 03201 170400    SUB 3,3
22 03202 040133    STA 0,KTST
23 03203 014133    DSZ KTST        ;-1 TO 0 IN LOC KTST
24 03204 105001    MOV 0,1,SKP
25 03205 063077    HALT          ;DSZ SKIPPED 0=1
26 03206 024133    LDA 1,KTST     ;GET DSZ RESULTS SHD==1
27 03207 120004    CUM 1,0,SZR
28 03210 063077    HALT
29 03211 170004    MOV 3,3,SZR    ;DSZ RESULT NOT=-1
30 03212 063077    HALT          ;AC3 SHD NOT BE DISTURBED
31          ;DSZ CHANGED AC3
32
33          ;RETEST ISZ TO SKIP AND NOT CHNGE CRY
34          ;+1 TO -1 IN LOC KTST
35          ;ISZ01:
35 03213 102000    ADC 0,0
36 03214 040133    STA 0,KTST     ;(KTST)=-1
37 03215 111120    MOV#L 0,2      ;(AC2=-2) CRY=1
38 03216 010133    ISZ KTST        ;+1=-1=SETSKP,ZR
39 03217 063077    HALT          ;ISZ-1 DID NOT SKIP
40 03220 101003    MOV 0,0,SNC   ;TEST CALC
41 03221 063077    HALT          ;CRY OUT CHANGED CRY
42 03222 020133    LDA 0,KTST
43 03223 101004    MOV 0,0,SZR
44 03224 063077    HALT
45 03225 140225    COM#R 2,0,SNR  ;(LOC 0) DID NOT=0 AFTER ISZ
46 03226 101003    MOV 0,0,SNC   ;MAKE SURE AC2 STILL=-2
47 03227 063077    HALT          ;ISZ CHANGED AC2

```

```

10059 MNLGC
01
02
03          )TEST DSZ SETSKP . ZR IN SKIP LOGIC
04          )DSZ01:
05 03230 102520 SUBZL 0,0
06 03231 040133 STA 0,KTST      )(LOC KTST=+1)
07 03232 114000 COM 0,3          )(AC3=-2)
08 03233 014133 DSZ KTST          )(+1-1=SETSKP . ZR
09 03234 063077 HALT          )DSZ DID NOT SKIP
10 03235 101002 MOV 0,0,SZC      )TEST NOT CALC TO STOP CRYOUT
11 03236 063077 HALT          )CRYOUT CHANGED CRY
12 03237 100225 COMZR 3,0,SNR
13 03240 101003 MOV 0,0,SNC      )(AC3 SHD STILL=-2)
14 03241 063077 HALT          )DSZ CHANGED AC3
15
16          )FIRST USE OF JMP INSTRUCTION JMP .+2
17 03242 020402 JMP01: LDA 0,+.2
18 03243 115001 MOV 0,3,SKP
19 03244 003242 JMP01
20 03245 111001 MOV 0,2,SKP      )(GET TO JMP =
21 03246 000403 JMP .+3
22 03247 000777 JMP .-1
23 03250 063077 HALT
24 03251 110414 SUB# 0,3,SZR
25 03252 063077 HALT          )(JMP CHNGD AC0 OR AC3

```

```

10060 MNLGC
01          )FIRST USE OF JSR INSTRUCTION
02
03 03253 020402 JSR00: LDA 0,+.2
04 03254 101001 MOV 0,0,SKP
05 03255 003253 JSR00          )(ADRS THIS TEST
06 03256 004402 JSR .+2          )(FIRST USE JSR
07 03257 063077 HALT          )(JSR DID NOT CHNG PC
08 03260 024070 LDA 1,K4
09 03261 123000 ADD 1,0          )(NOW AC0 AND AC3 SHD BE=
10 03262 110414 SUB# 0,3,SZM
11 03263 063077 HALT          )(JSR FAILED TO LOAD AC3
12          )TEST JSR WITH NEG OFFSET
13 03264 020402 JSR01: LDA 0,+.2
14 03265 101001 MOV 0,0,SKP
15 03266 003264 JSR01          )(ADRS THIS TEST
16 03267 111001 MOV 0,2,SKP
17 03270 000403 JMP .+3
18 03271 004777 JSR .-1          )(FIRST JSR = OFFSET
19 03272 063077 HALT          )(JSR DID NOT CHNG PC
20 03273 024071 LDA 1,K6
21 03274 123000 ADD 1,0
22 03275 110414 SUB# 0,3,SZR
23 03276 063077 HALT
24
25          )(NOW TEST LDA USING INDEX MODE 2
26          )FIRST USE OF INDEXING OFFSET AND INDEX#0
27          )LDA34:
28 03277 102000 ADC 0,0
29 03300 040133 STA 0,KTST      )(LOC (KTST)=-1
30 03301 104000 COM 0,1          )
31 03302 044134 STA 1,KTST+1      )(LOC KTST+1)=0
32 03303 121400 INC 1,0
33 03304 030132 LDA 2,ADKTST      )(GET ADDR OF KTST
34 03305 155400 INC 2,3          )(AC3 = ADDR KTST +1
35 03306 025000 LGA 1,0,2
36 03307 107014 ADD# 0,1,SZM      )(AC0=+1 (AC1)=-1 IF LDA CORRECT
37 03310 063077 HALT          )(LDA 1,0,2 FAILED
38          )(MAY HAVE USED AC3 AS INDEX (AC1) WILL=(LOC 1)
39
40          )TEST TO MAKE SURE EFA REALLY INDEXES MODE 2
41          )LDA35:
42 03311 102000 ADC 0,0
43 03312 104000 COM 0,1
44 03313 131400 INC 1,2          )(AC2=1
45 03314 155400 INC 2,3          )(AC3=2
46 03315 030132 LDA 2,ADKTST      )(GET ADDR OF KTST
47 03316 044133 STA 1,KTST      )(LOC KTST=0
48 03317 040134 STA 0,KTST+1      )(LOC KTST+1=-1
49 03320 025001 LDA 1,1,2      )(GET (LOC KTST+1) TO AC1
50 03321 100414 SUB# 0,1,SZM
51 03322 063077 HALT

```

```

10061 MNLGC
01          ;NOW USE STA MODE 2 INDEXED
02          ;ALSO FIRST USE OF AN LDA PAGE 0 BIT 8=1
03
04          ;STA02:
05 03323 030072      LDA 2,K10      ;THIS LDA PREV TESTED
06 03324 051000      STA 2,0,2      ;STORE 10 IN LOC 10
07 03325 024010      LDA 1,10      ;DIRECT ACCESS 10
08 03326 132414      SUB# 1,2,SZ# ;NOT=LDA OR STA
09 03327 063077      HALT          ;COULD FAIL EFA DISPTND
10          ;TRY STA AGAIN WITH + OFFSET
11          ;CONTENTS OF LOC 10 STILL=10
12          ;STA03:
13 03330 030072      LDA 2,K10
14 03331 141400      INC 2,0
15 03332 041001      STA 0,1,2      ;11 TO LOC 11
16 03333 024011      LDA 1,11      ;GET 11 DIRECT
17 03334 122414      SUB# 1,0,SZ# ;
18 03335 063077      HALT          ;STA 0,1,2 FAILED
19
20          ;TRY STA AGAIN WITH - OFFSET
21          ;STA04:
22 03336 030072      LDA 2,K10
23 03337 144000      COM 2,1
24 03340 045377      STA 1,-1,2     ;COM 10 TO LOC 7
25 03341 020007      LDA 0,7      ;GET IT BACK
26 03342 106414      SUB# 0,1,SZ# ;(LOC 7) SHD=COM 10
27 03343 063077      HALT          ;STA 1,-1,2 FAILED
28
29          ;USE STA DIRECT TO 300
30          ;AND LDA INDEXED MODE 3 TO RETRIEVE
31
32          ;STA05:
33 03344 034076      LDA 3,K200     ;PREP AC2 AND AC3 FOR
34 03345 030075      LDA 2,K100     ;TESTING INDEX 3 GETS AC3
35 03346 054300      STA 3,300     ;DOUBTFUL THAT DISPTND FAILS
36 03347 160000      COM 3,0
37 03350 025000      LLA 1,100,3   ;FIRST USE OF INDEX 3
38 03351 136414      SUB# 1,3,SZ# ;AC1 AND AC3 SHD=200
39 03352 063077      HALT          ;LDA DIDN'T GET (LOC 300)
40
41          ;TEST LDA INDEXED AC3 WITH - OFFSET
42
43          ;STA06:
44 03353 034111      LDA 3,K300
45 03354 030076      LDA 2,K200
46 03355 160400      NEG 3,0
47 03356 040277      STA 0,277     ;=300 TO LOC 277
48 03357 025777      LLA 1,-1,3   ;LOC 277 TO AC1
49 03360 122414      SUB# 1,0,SZ# ;AC1 SHD=AC0
50 03361 063077      HALT          ;LDA 1,-1,3 FAILED

```

```

10062 MNLGC
01          ;START TESTING AUTO INDEX AND INDIRECTS
02          ;USING MODE 2 SAFEST WAY TO LOAD LOC 20
03          ;AND AVOID "AUTO"
04
05          ;STA07:
06 03362 030073      LDA 2,K20
07 03363 020100      LDA 0,K400
08 03364 114400      NEG 0,3
09 03365 041000      STA 0,0,2      ;FIRST REF MEM LOC 20
10 03366 055001      STA 3,1,2
11 03367 024020      LLA 1,20      ;FIRST DIRECT REF LOC 20
12 03370 122414      SUB# 1,0,SZ# ;AC1 0 AND LOC 20 SHD=400
13 03371 063077      HALT          ;REFERENCE LOC 20 FAILED
14          ;AUTO ENABLED INTO SET AUTO COULD FAIL IR1=1
15          ;(20) AC1 AND AC0 SHOULD ALL=400
16
17          ;FIRST USE OF DEFER FOLLOWS
18          ;NOT AUTO INDEXED COULD HANG UP VIA NOT CP00
19          ;STA08:
20 03372 024072      LDA 1,K10      ;PREPARE REGISTERS
21 03373 044133      STA 1,KTST     ;FOR TEST
22 03374 130400      NEG 1,2
23 03375 050010      STA 2,10      ;10=-10
24 03376 044007      STA 1,7      ;7 AND 11
25 03377 044011      STA 1,11     ;1=-10
26 03400 022133      LLA 0,0,KTST ;FIRST TIME IR5=1
27 03401 112414      SUB# 0,2,SZ# ;AC2 AND AC0 SHD=-10
28 03402 063077      HALT          ;FIRST DEFER FAILED
29 03403 020133      LDA 0,KTST
30 03404 106414      SUB# 0,1,SZ# ;LOC KTST SHD=10
31 03405 063077      HALT          ;AUTO INC OR DEC LOC KTST
32          ;AC0=11 AUTO SET PREMATURELY

```



```

10063 MNLGC
01
02      JNO# TEST DEFER VIA AUTO LOC 20
03      JFIRST TIME FOR AUTO
04      JIF IT DOESN'T CLEAR GOOD LUCK +1 INST'S STARTS
05      JSTA09:
06 03400 024111      LDA 1,K3P0
07 03407 044020      STA 1,20      JPREPARE REG'IS
08 03410 124400      NEG 1,0        J(20) 300 AND 277=300
09 03411 044301      STA 0,301     J(301)=-300
10 03412 044300      STA 1,300
11 03413 044277      STA 1,277
12 03414 030020      LDA 3,020     JFIRST TIME AUTO
13 03415 116414      SUB# 0,3,SZR  J(301) 0 AND AC3 SHD=-300
14 03416 063077      HALT          JAUTO (020) FAILED LDA
15 03417 030020      LDA 2,20
16 03420 125400      INC 1,1
17 03421 146414      SUB# 2,1,SZR  J(20) SHD +1 TO=301
18 03422 063077      HALT          J020 DID NOT +1
19      JAUTO DEC COULD HAVE SET
20      JCONTENTS OF LOC 20 WILL=277
21      JOR IF DEFER CLRS PREMATURE AC3 WILL=301
22
23      JNO# TEST AUTO DEC 030
24      JFIRST TIME FOR AUTO DEC
25      JSTA10:
26 03423 024072      LDA 1,K10     JNEXT STA COULD HURT IR12=1
27 03424 044030      STA 1,30     JNO SET AUTO SO AUTO DEC SHD=0
28 03425 134400      NEG 1,3      JALU 12 HAS=1 PREVIOUSLY THOUGH
29 03426 054007      STA 3,7      J7=-10
30 03427 044010      STA 1,10     J10 11=+10
31 03430 044011      STA 1,11
32 03431 022030      LDA 0,030    JFIRST AUTO DEC
33 03432 116414      SUB# 0,3,SZR JAC0 AND 3 SHD=-10
34 03433 063077      HALT          JFIRST AUTO DEC FAILED
35 03434 020030      LDA 0,30
36 03435 115400      INC 0,3
37 03436 136414      SUB# 1,3,SZR
38 03437 063077      HALT          J(30) NOT=7 AUTO DEC

```

```

10064 MNLGC
01      JCASCADE DEFERS THROUGH KTST AND KTST+1
02      JFIRST DEFER DEFERRED
03      JSTA11:
04 03440 024122      LDA 1,KCOM
05 03441 020132      LDA 0,AUKTST
06 03442 123000      ADD 1,0      JCREATE #KTST+1
07 03443 040133      STA 0,KTST  J(LUC KTST)=#KTST+1
08 03444 024111      LDA 1,K3P0   J(LOC KTST+1)=300
09 03445 044134      STA 1,KTST+1
10 03446 134400      NEG 1,3
11 03447 054300      STA 3,300   J(300)=-300
12 03450 044301      STA 1,301   J(301)=300
13 03451 044277      STA 1,277   J(277)=300
14 03452 032133      LDA 2,0KTST JSHD ALSO DEFER #KTST+1 TO LOC 300
15 03453 156414      SUB# 2,3,SZR JAC2,3 SHD BOTH=-300
16 03454 063077      HALT          JDEFER DEFERRED FAILED

```

10065 MNLGC

```

01
02
03
04 03455 102620 SUBZR 0,0 IGENERATE '100000'
05 03456 034073 LDA 2,K20 ILOAD START ADR
06 03457 034074 LDA 3,K40 ILOAD UPPER LIMIT
07 03460 113000 ADD 0,2 ISET INDIRECT BIT
08 03461 117000 ADD 0,3
09 03462 051000 LOOP1: STA 2,0,2 ISTALL LOCATION
10 03463 151400 INC 2,2
11 03464 156414 SUB# 2,3,SZK IDONE YET?
12 03465 000775 JMP LOOP1
13 03466 024405 LVA 1,STINC IUPDATE COMPLETION ADDRESSES
14 03467 044024 STA 1,24
15 03470 024423 LDA 1,STOEC
16 03471 044033 STA 1,33
17 03472 002020 JMP #20 ISTART AUTO INCREMENT CHAIN TEST
18 03473 003474 STINC: .+1 HALT
19 03474 063077 ILOCATION 24 NOT INCREMENTED
20 03475 024002 LDA 1,C24 IBUFFER ULIM = '100024'
21 03476 034073 LDA 2,K20
22 03477 113000 ADD 0,2 ISET INDIRECT BIT
23 03500 035000 LOOP2: LVA 3,0,2 IGET UPDATED ADDRESS
24 03501 151400 INC 2,2
25 03502 156414 SUB# 2,3,SZK ITEST FOR INCREMENT
26 03503 063077 HALT IFAIL- LOCATION NOT INCREMENTED
27 03504 132414 SUB# 1,2,SZK
28 03505 000775 JMP LOOP2
29 03506 034024 LVA 3,24 ICHECK FOR UPDATING OF DIRECT JUMP
30 03507 030704 LDA 2,STINC ICELLS IN AUTO INCREMENT LOCATIONS
31 03510 156014 ADC# 2,3,SZK
32 03511 063077 HALT IFAIL- CELL 24 NOT INCREMENTED
33 03512 002020 JMP #37 ISTART AUTO DECREMENT CHAIN TEST
34 03513 003515 STDEC: .+2 HALT
35 03514 000402 JMP .+2
36 03515 063077 HALT
37 03516 024064 LVA 1,C37 ILOCATION 30 NOT DECREMENTED
38 03517 030003 LDA 2,C34 ILOAD TEST BUF START ADDRESS
39 03520 035000 LOOP3: LVA 3,0,2 IGET UPDATED ADDRESS
40 03521 170400 INC 3,3
41 03522 156414 SUB# 2,3,SZK ITEST FOR DECREMENT
42 03523 063077 HALT IFAIL- LOCATION NOT DECREMENTED
43 03524 151400 INC 2,2
44 03525 132414 SUB# 1,2,SZK ITEST FOR END OF BUFFER
45 03526 000775 JMP LOOP3
46 03527 034033 LVA 3,33 ICHECK FOR UPDATING OF DIRECT JUMP
47 03530 030703 LDA 2,STDEC ICELLS IN AUTO DECREMENT LOCATIONS
48 03531 172014 ADC# 3,2,SZK
49 03532 063077 HALT IFAIL- CELL 33 NOT DECREMENTED
50

```

10066 MNLGC

```

01
02
03 03533 020402 JMP02: LDA 0,0,+2
04 03534 115001 MOV 0,3,SKP
05 03535 003533 JMP#2
06 03536 002403 JMP 0JMP2L
07 03537 063077 HALT IJMP # FAILED TO
08 03540 063077 HALT IJMP AT ALL
09 03541 103544 JMP2L: 0,+3
10 03542 063077 HALT I# WAS IGNORED
11 03543 063077 HALT I#.+3 MAY BE SKIP ALSO
12 03544 003545 .+1
13 03545 116414 SUB# 0,3,SZK IAC0 OR 3 CHANGED ON A JMP#
14 03546 063077 HALT
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

```

```

IEST JMP "# TO BLOCK SETFETCH AND 2WRADK1
JMP03:
LDA 0,JM3K IJMP #300
STA 0,KTST+1 ITO LOC KTST+1
INC 0,0
STA 0,KTST IJMP #301 TO KTST
LVA 1,JM3K+1
STA 1,300 IERROR RETU TO LOC KTST
INC 1,1
STA 1,301 IOK RETU TO LOC KTST
JMP #ADKTST
HALT
HALT
HALT
JM3K: JMP #300
.+1
HALT
,
I LDA INDEXED WITH BIT 0=1
ISHOULD NOT DEFER
I LDA36:
LVA 2,K300
NEG 2,1
STA 1,301
STA 1,277
INC 2,0
STA 0,302 I# WILL GET 301 IN ERROR
ALDUM 2,2 ISET BIT 0=1
LVA 3,0,2 IIR5=0 SHD NOT DEFER
SUB# 0,3,SZK
HALT IINDEX "CPB0" DEFERRED

```

```

10067 MNLGC
01          LDA AUTO REG 20 SHOULD NOT DEFER
02          WHEN IK5=0 AND (22) BIT 0=1
03
04          LDA3/1:
05 03077 03073      LDA 2,K20
06 03080 034111     LDA 3,K300
07 03081 054300     STA 3,300
08 03082 054301     STA 3,301
09 03083 177240     ADDOR 3,3
10 03084 055000     STA 3,0,2
11 03085 153240     ADDOR 2,2
12 03086 021000     LDA 3,0,2
13
14          JSR WITH BIT 0=1 IN INDEX REG
15          SHOULD NOT DEFER AND SHD NOT
16          ALLOW BIT 0 INTO AC3
17
18          JSR02:
19 03087 024402     LDA 0,+2
20 03088 101001     MOV 0,0,SKP
21 03089 003027     JSR0K
22 03090 030122     LDA 2,KCOM          ICOM 0,0,SKP INSTR.
23 03091 050133     STA 2,KTST         ITO LOC KTST=COM 0,0,SKP
24 03092 024132     LDA 1,ADKTST       IGET ADDR OF KTST
25 03093 133000     ALD 1,2            IGENERATE ADDR OF KTST+1+BIT0=1
26 03094 024111     LIA 1,K300
27 03095 137240     ADDOR 1,3
28 03096 044134     STA 1,KTST+1       I#300 (TO KEEP INVALID #)
29 03097 040300     STA 0,300          IDEFER INCORRECT RETURN
30 03098 034121     LDA 3,KJRET        I(JMP 0,3)
31 03099 054135     STA 3,KTST+2      ITO GET US BALK
32 03100 100000     COM 0,0
33 03101 003377     JSR -1,2           I(KTST+2) BIT 0=1 IK5=0 (JSR KTST)
34          ABOVE JSR SHD NOT DEFER JMP 0,3 IN LOC KTST+2
35          SHD BRING US BACK TO JSR +1
36 03102 175112     MOVLN 3,3,SZC      IAC3 BIT 0 SHD=0
37 03103 063077     JSR0K: HALT        IDEFERRED OK AC3 BIT 0=1
38 03104 120000     ADC 1,1           IAC1=JSR0K-1
39 03105 107000     ADD 0,1           IAC3 SHD=JSR+1
40 03106 130414     SUB# 1,3,SZK      I#RONG ADDRS IN AC3
41 03107 063077     HALT
42

```

```

10068 MNLGC
01          ITEST ISZ TO NOT ALTER AC'S
02          ITEMP 00
03          IISZ02:
04 03034 102120     ADCZL 0,0
05 03035 040133     STA 0,K1ST         I(KTST)=-2
06 03036 102400     SUB 0,0
07 03037 120400     SUB 1,1           IAC'S ALL=0
08 03038 152400     SUB 2,2
09 03039 170400     SUB 3,3
10 03040 010133     ISZ KTST          I(KTST)=-1
11 03041 010133     DSZ KTST          I(KTST)=-2
12 03042 010133     ISZ KTST          I(KTST)=-1
13 03043 010133     ISZ KTST          I(KTST)=0
14 03044 063077     HALT              IACB NOT=0 OR ISZ SKPD
15 03045 123000     ADD 1,0
16 03046 143000     ADD 2,0
17 03047 163014     ADD# 3,0,SZK
18 03048 063077     HALT              IAC1-2-OR 3 ALTERED "ISZ"
19 03049 020133     LDA 0,KTST
20 03050 101004     MOV 0,0,SZR      I(KTST) SHD = 0
21 03051 063077     HALT              IISZ KTST DID NOT CHNG (KTST)
22
23          ITEST AGAIN 0'S TO NOT ALTER ONES
24          IISZ03:
25 03052 102400     SUB 0,0
26 03053 040133     STA 0,KTST
27 03054 100000     COM 0,0
28 03055 120000     ADC 1,1
29 03056 152000     ADC 2,2
30 03057 170040     ADCO 3,3
31 03058 010133     ISZ KTST
32 03059 010133     ISZ KTST          I(KTST)=2
33 03060 010133     DSZ KTST          I(KTST)=1
34 03061 175404     INC 3,3,SZK
35 03062 063077     HALT
36 03063 130000     ADC 1,3
37 03064 150003     ADC 2,3,SNC
38 03065 110014     ADC# 0,3,SZK
39 03066 063077     HALT              IAC1-2 OR 3
40

```

```

10009 MNLGC
01
02
03 03675 030132      LDA 2,ADKTST
04 03676 050023      STA 2,23
05 03677 120400      SUB 1,1
06 03700 044133      STA 1,KTST
07 03701 020115      LDA 0,KCBE      1125252 (EVEN BITS)
08 03702 104000      CUM 0,1
09 03703 111000      MOV 0,2
10 03704 104000      CUM 2,3
11 03705 042023      STA 0,023      1125252 GOES TO LOC KTST+1
12 03706 117000      ADD 0,3
13 03707 133000      ADD 1,2
14 03710 150414      SUB# 2,3,5ZK
15 03711 063077      HALT          FAUTO INC ALTERED AN AC
16
17
18 03712 034132      FAUTO DEC SHD NOT ALTER ANY AC
19 03713 170400      LDA 3,ADKTST
20 03714 054037      INC 3,3      1POINT TO KTST+1
21 03715 030116      STA 3,37      1TO AN AUTO DEC
22 03716 140000      LDA 2,KCBO      1052525
23 03717 120000      CUM 2,0
24 03720 134000      MOV 0,1
25 03721 052037      CUM 1,3
26 03722 100414      STA 0,037      FAUTO DEC TO LOC KTST
27 03723 063077      SUB# 0,1,5ZK
28 03724 150414      HALT          1AC0 OR 1 ALTERED
29 03725 063077      SUB# 2,3,5ZK
30
31
32
33
34 03726 102000      HALT          1AC2 OR 3 ALTERED
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

```

```

10009 MNLGC
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

```

```

1MULTIPLY DIVIDE TEST COMPATABLE WITH
1THE MOM LOGIC IFST

```

```

,MACRO LCALL
JSR #A1

```

```

,MACRO SETUP
LCALL SETCL

```

```

,MACRO LOOP
LCALL LLOOP

```

```

,MACRO STORE
JSR #IXTOR

```

```

,MACRO MULCK
JSR #IMCK

```

```

,MACRO DIVCK
JSR #IDCK

```

```

,MACRO DIVER
JSR #EDIV

```

```

,MACRO MULER
JSR #EMUL

```

```

10071 MNLGC
01
02          RANGN=RANDOM # GENERATOR
03          ISPIN #'S OUT IN A HURRY FORGET THE MATH
04 03752 044453 RANGN: STA 1,RN,S1
05 03753 050453          STA 2,RN,S2
06 03754 030420          LDA 2,RN,K1          I7 FOR MASKING AT 8
07 03755 020426          LDA 0,RN,C2          ICYCLIC CONSTANT
08 03750 024423          LDA 1,RN,C1
09 03757 133404          AND 1,2,SZR          IROTAT C2 EVERY 8
10 03760 000404          JMP RAN,1
11 03761 101122          MOVZL 0,0,SZC
12 03762 101400          INC 0,0
13 03763 040420          STA 0,RN,C2
14 03764 024421 RAN,1:  LUA 1,RTABL          ITO GET NXT SUM VAR
15 03765 133000          ADD 1,2
16 03766 020000          LDA 1,P,2
17 03767 123000          ADD 1,P
18 03770 041000          STA 0,P,2          INE# SUM IN VAR
19 03771 024413          LDA 1,RANNM          ILAST RANM
20 03772 123300          ADDS 1,P
21 03773 040411          STA 0,RANNM
22 03774 030432 RAN,2:  LDA 2,RN,S2
23 03775 024430          LDA 1,RN,S1
24 03776 010403          ISZ RN,C1
25 03777 001400          JMP 0,3
26 04000 001400          JMP P,3
27 04001 000000 RN,C1: 0
28 04002 000000 RN,K1: 7
29 04003 123456 RN,C2: 123456
30 04004 000000 RANNM: 0
31 04005 004006 RTABL: RTABL+1
32 04006 027247          027247
33 04007 145651          145651
34 04008 162724          162724
35 04009 071352          071352
36 04010 034565          034565
37 04011 116272          116272
38 04012 047135          047135
39 04013 113523          113523
40 04014 054411 RANG3:  STA 3,RN,S3          IFILL ACP TO 2 WITH RAN #'S
41 04015 004733          JSR RANGN
42 04016 111000          MOV 0,2
43 04017 004731          JSR RANGN
44 04018 105000          MOV 0,1
45 04019 004727          JSR RANGN
46 04020 002403          JMP 0,RN,S3
47 04021 000000 RN,S1: 0
48 04022 000000 RN,S2: 0
49 04023 000000 RN,S3: 0

```

```

10072 MNLGC
01          ISETLP = SET UP LOOP CALL HANDLER
02          IPERFORMS SAME FUNCTION AS SETUP IN NORMAL TSTS
03          IENTERED VIA JSR 0SETUL
04
05 04030 054411 SETLP:  STA 3,ST,LA
06 04031 034400          LDA 3,ST,LK
07 04032 054400          STA 3,ST,LC
08 04033 002400          JMP 0,ST,LA
09          ILOUPL = PERFORMS SAME FUNCTION AS LOOP
10          IENTERED VIA JSR 0LLOUP
11
12 04034 010404 LUOPL:  ISZ ST,LC          ISKIP IS FINI LOOP
13 04035 002404          JMP 0,ST,LA          IRESTART LOOP
14 04036 001400          JMP 0,3             ICONTINUE ON
15 04037 177774 ST,LK:  =4.
16 04040 000000 ST,LC:  0
17 04041 000000 ST,LA:  0
18
19          IMA00:  SETUP 100000
20          LCALL SETUL
21 04042 000143          JSR 0SETUL
22          STOKE
23 04043 000530          JSR 0IXTOR
24 04044 000000          0             IAC0
25 04045 000000          0             IAC1
26 04046 000000          0             IAC2
27 04047 000525          JSR 0HMUL
28          MULCK
29 04050 000525          JSR 0IMCK
30 04051 000000          0
31 04052 000000          0
32 04053 000000          0
33          LOOP
34          LCALL LLOUP
35 04054 000142          JSR 0LLOUP
36
37          IAP1:
38
39          SETUP
40          LCALL SETUL
41          JSR 0SETUL
42          STOKE
43          JSR 0IXTOR
44          0
45          =1
46          JSR 0HMUL
47          MULCK
48          JSR 0IMCK
49          0
50          0
51 04066 177777          =1
52          LOOP
53          LCALL LLOUP
54 04067 000142          JSR 0LLOUP

```

```

10073 MNLGC
01
02
03
04 04070 006143
05
06 04071 006502
07 04072 000000
08 04073 177777
09 04074 000000
10 04075 006477
11
12 04076 006477
13 04077 000000
14 04100 000000
15 04101 000000
16
17
18 04102 006142
19
20
21
22
23 04103 006143
24
25 04104 006467
26 04105 177777
27 04106 000000
28 04107 000000
29 04110 006464
30
31 04111 006464
32 04112 000000
33 04113 177777
34 04114 000000
35
36
37 04115 006142

```

JA02:

```

SETUP
LCALL SETUL
JSR #SETUL
STORE
JSR #IXTOR
0
-1
0
JSR #MMUL
MULCK
JSR #IMCK
0
0
0
LOOP
LCALL LLOOP
JSR #LLOOP

```

JA03:

```

SETUP
LCALL SETUL
JSR #SETUL
STORE
JSR #IXTOR
-1
0
0
JSR #MMUL
MULCK
JSR #IMCK
0
-1
0
0
LOOP
LCALL LLOOP
JSR #LLOOP

```

```

10074 MNLGC
01
02
03
04
05 04116 006143
06
07 04117 006454
08 04120 000000
09 04121 000001
10 04122 177777
11 04123 006451
12
13 04124 006451
14 04125 000000
15 04126 177777
16 04127 177777
17
18
19 04130 006142
20
21
22
23
24 04131 006143
25
26 04132 006441
27 04133 000000
28 04134 177777
29 04135 000001
30 04136 006436
31
32 04137 006436
33 04140 000000
34 04141 177777
35 04142 000001
36
37
38 04143 006142
39

```

JA04:

```

SETUP
LCALL SETUL
JSR #SETUL
STORE
JSR #IXTOR
0
1
-1
0
JSR #MMUL
MULCK
JSR #IMCK
0
-1
-1
0
LOOP
LCALL LLOOP
JSR #LLOOP

```

JA05:

```

SETUP
LCALL SETUL
JSR #SETUL
STORE
JSR #IXTOR
0
-1
1
0
JSR #MMUL
MULCK
JSR #IMCK
0
-1
1
0
LOOP
LCALL LLOOP
JSR #LLOOP

```

```

10075 MNLGC
01
02      JA06:
03      SETUP
04      LCALL SETUL
05      JSR #SETUL
06      STORE
07      JSR #IXTOR
08      -1
09      -1
10      0
11      JSR #HMUL
12      MULCK
13      JSR #IMCK
14      0
15      -1
16      0
17      LOOP
18      LCALL LLOOP
19      JSR #LLOOP
20
21      JA07:
22      SETUP
23      LCALL SETUL
24      JSR #SETUL
25      STORE
26      JSR #IXTOR
27      1
28      2
29      2
30      JSR #HMUL
31      MULCK
32      JSR #IMCK
33      0
34      5
35      2
36      LOOP
37      LCALL LLOOP
38      JSR #LLOOP
39      JMP MDA08
40      IXTOR: SXTOR
41      HMUL:  XHMUL
42      IMCK:  MCK
43      IDCK:  DCK
44      HDIV:  XHDIV

```

```

10076 MNLGC
01
02      MDA08:
03      SETUP #EXPECT A DIVIDE ERROR
04      LCALL SETUL
05      JSR #SETUL
06      STORE #AND NO CHANGE TO ACS.
07      JSR #IXTOR
08      0
09      0
10      JSR #HDIV
11      DIVCK
12      JSR #IDCK
13      0
14      0
15      0
16      LOOP
17      LCALL LLOOP
18      JSR #LLOOP
19
20      JA09:
21      SETUP #EXPECT DIVIDE ERROR.
22      LCALL SETUL
23      JSR #SETUL
24      STORE #NO CHANGE TO ACS.
25      JSR #IXTOR
26      -1
27      -1
28      -1
29      JSR #HDIV
30      DIVCK
31      JSR #IDCK
32      -1
33      -1
34      -1
35      LOOP
36      LCALL LLOOP
37      JSR #LLOOP

```

```

10077 MNLGC
01
02
03
04 04226 000143
05
06 04227 000744
07 04230 177777
08 04231 177777
09 04232 177777
10 04233 101020
11 04234 000743
12 04235 101003
13
14 04236 000505
15
16
17 04237 000142
18
19
20
21
22 04240 000143
23
24 04241 000732
25 04242 000000
26 04243 000000
27 04244 000001
28 04245 000732
29
30 04246 000732
31 04247 000000
32 04250 000000
33 04251 000001
34
35
36 04252 000142

```

FA10:

```

SETUP  DIVIDE ERROR SHOULD
LCALL SETUL
JSR #SETUL
STORE      FSET THE CARRY
JSR #IXTON
-1
-1
-1
MOVZ 0,0
JSR #HDIV
MOV 0,0,SZC
DIVER
JSR #EDIV
LOOP
LCALL LLOOP
JSR #LLOOP

```

FA11:

```

SETUP
LCALL SETUL
JSR #SETUL
STORE
JSR #IXTON
0
0
1
JSR #HDIV
DIVCK
JSR #IDCK
0
1
LOOP
LCALL LLOOP
JSR #LLOOP

```

```

10078 MNLGC
01
02
03
04 04253 000143
05
06 04254 000717
07 04255 000000
08 04256 000000
09 04257 000001
10 04260 101040
11 04261 000716
12 04262 101002
13
14 04263 000640
15
16
17 04264 000142
18
19
20
21
22 04265 000143
23
24 04266 000705
25 04267 000000
26 04270 000004
27 04271 000002
28 04272 000705
29
30 04273 000703
31 04274 000000
32 04275 000002
33 04276 000002
34
35
36 04277 000142

```

FA12:

```

SETUP  DIVIDE ERROR SHOULD
LCALL SETUL
JSR #SETUL
STORE      FOCURE AND CARRY SHOULD
JSR #IXTON
0
0
1
MOVZ 0,0
JSR #HDIV
MOV 0,0,SZC
DIVER
JSR #EDIV
LOOP
LCALL LLOOP
JSR #LLOOP

```

FA13:

```

SETUP  F4/2=2
LCALL SETUL
JSR #SETUL
STORE
JSR #IXTON
0
4
2
JSR #HDIV
DIVCK
JSR #IDCK
0
2
2
LOOP
LCALL LLOOP
JSR #LLOOP

```



```

10079 MNLGC
01
02
03
04 04300 000143
05
06 04301 006672
07 04302 000000
08 04303 077777
09 04304 100000
10 04305 006672
11
12 04306 006670
13 04307 077777
14 04310 000000
15 04311 100000
16
17
18 04312 000142
19
20
21
22
23 04313 000143
24
25 04314 006657
26 04315 000000
27 04316 177777
28 04317 177777
29 04320 006657
30
31 04321 006655
32 04322 000000
33 04323 000001
34 04324 177777
35
36
37 04325 000142

```

FA14:

```

SETUP JCHECK REMAINDER
LCALL SETUL
JSR @SETUL
STORE
JSR @IXTOR
0
77777
100000
JSR @HDIV
DIVCK
JSR @IDCK
77777
0
100000
LOOP
LCALL LLOOP
JSR @LLOOP

```

FA15:

```

SETUP
LCALL SETUL
JSR @SETUL
STORE
JSR @IXTOR
0
-1
-1
JSR @HDIV
DIVCK
JSR @IDCK
0
1
-1
LOOP
LCALL LLOOP
JSR @LLOOP

```

```

10080 MNLGC
01
02
03
04 04320 000143
05
06 04327 006644
07 04330 000001
08 04331 000000
09 04332 000002
10 04333 006644
11
12 04334 006642
13 04335 000000
14 04336 100000
15 04337 000002
16
17
18 04340 000142
19
20
21
22
23
24
25
26 04341 002401
27 04342 004364
28 04343 004627
29 04344 004626
30
31
32
33
34
35
36
37
38
39
40
41

```

FA16:

```

SETUP
LCALL SETUL
JSR @SETUL
STORE
JSR @IXTOR
1
0
2
JSR @HDIV
DIVCK
JSR @IDCK
0
100000
2
LOOP
LCALL LLOOP
JSR @LLOOP

```

FA17:

```

JMP @,+1
HTST
DERR
MERR
MCK: MOVZ @,0,SKP JCHECK MUL RESULT
DCK: MOVZ @,0 JCHECK DIV RESULT
STA 3,XCKRET
LOA 3,2,3
SUB# 2,3,SZR
HALT JAC2 WRONG
LOA 3,XCKRET
LOA 2,0,3
LOA 3,1,3
SUB# 0,2,SNR JCHECK AC0
SUB# 1,3,SZR JCHECK AC1
HALT JERROR
LOA 3,XCKRET
JMP 3,3

```

04363 000000 XCKRET: 0

```

IHW81 MNLGC
01
02
03 04364 006143
04 04365 004520
05 04366 006145
06 04367 020570
07 04370 024570
08 04371 030570
09 04372 004535
10 04373 036146
11 04374 156414
12 04375 000405
13 04376 030564
14 04377 034564
15 04400 112415
16 04401 136414
17
18 04402 006742
19
20
21 04403 006142
22
23
24
25 04404 006143
26 04405 004500
27 04406 006573
28 04407 020550
29 04410 024550
30 04411 030550
31 04412 004531
32 04413 034551
33 04414 156414
34 04415 000405
35 04416 030544
36 04417 034544
37 04420 112415
38 04421 136414
39
40 04422 006721
41
42
43 04423 006142
MTST:  SETUP  /CHECK MULTIPLY WITH
        LCALL SETUL
        JSR @SETUL
        JSR RAN
        JSR @IMMUL
        LDA 0,0AC
        LDA 1,0M0
        LDA 2,0M0
        JSR XMUL          /PROGRAMED MULTIPLY
        LDA 3,@IHMD
        SUB# 2,3,SZK
        JMP ,+5
        LDA 2,HAC
        LDA 3,HM0
        SUB# 0,2,SNR
        SUB# 1,3,SZR
        MULR          /MULTIPLY FAILED
        JSR @EMUL
        LOOP
        LCALL LLOOP
        JSR @LLOOP
DTST:  SETUP  /CHECK DIVIDE WITH
        LCALL SETUL
        JSR @SETUL
        JSR RAN /RANDOM NUMBERS.
        JSR @IMDIV /HARDWARE DIVIDE
        LDA 0,0AC
        LDA 1,0M0
        LDA 2,0M0
        JSR XDIV          /PROGRAMED DIVIDE
        LDA 3,HMD
        SUB# 2,3,SZK
        JMP ,+5
        LDA 2,HAC
        LDA 3,HM0
        SUB# 0,2,SNR
        SUB# 1,3,SZR
        DIVER          /DIVIDE FAILED
        JSR @EDIV
        LOOP
        LCALL LLOOP
        JSR @LLOOP

```

```

IHW82 MNLGC
01 04424 020452
02 04425 040423
03 04426 004457
04 04427 004565
05 04430 040447
06 04431 044447
07 04432 050447
08 04433 004547
09 04434 034525
10 04435 156414
11 04436 000413
12 04437 030520
13 04440 034520
14 04441 112415
15 04442 136414
16 04443 000406
17 04444 010404
18 04445 000761
19 04446 002401
20 04447 004630
21 04450 000000
22 04451 020506
23 04452 024506
24 04453 030506
25 04454 004467
26 04455 034422
27 04456 116414
28 04457 000407
29 04460 034420
30 04461 136414
31 04462 000404
32 04463 034416
33 04464 156415
34 04465 000403
35
36 04466 006655
37 04467 000755
38 04470 040467
39 04471 044467
40 04472 050467
41 04473 004434
42
43 04474 006650
44 04475 000747
45 04476 177700
46 04477 000000
47 04500 000000
48 04501 000000
M10N:
D0: 0
D1: 0
D2: 0
MTST:  LUA 0,M10N
        STA 0,F0B
        JSR RAN
        JSR XM0IV
        STA 0,D0
        STA 1,D1
        STA 2,D2
        JSR XM0UL
        LDA 3,0M0
        SUB# 2,3,SZK
        JMP MDT2
        LDA 2,JAC
        LDA 3,JM0
        SUB# 0,2,SNR
        SUB# 1,3,SZR
        JMP MDT2
MDT1:  ISZ FOR
        JMP MDTST+2
        JMP #,+1
        MDTX
FLB: 0
MLT2:  LDA 0,0AC
        LDA 1,0M0
        LDA 2,0M0
        JSR X0IV
        LDA 3,00
        SUB# 0,3,SZK
        JMP MDT3
        LDA 3,D1
        SUB# 1,3,SZR
        JMP MDT3
        LDA 3,D2
        SUB# 2,3,SNR
        JMP ,+3
MDT3:  DIVER
        JSR @EDIV
        JMP MDT1
        STA 0,0AC
        STA 1,0M0
        STA 2,0M0
        JSR XMUL
        MULR
        JSR @EMUL
        JMP MDT1
        =100
/MULTIPLY DIVIDE TEST
/HARD DIVIDE
/HARD MULTIPLY
/EITHER MUL OR DIV
/FAILED, TYR TO FIND
/WHICH ONE.
/ITS A DIVIDE ERROR
/ITS A MULTIPLY ERR

```

10083 MNLCC

```
01 04502 000000 OKAC: 0
02 04503 000000 OKMQ: 0
03 04504 000000 OKMU: 0
04
05 04505 054421 RAN: STA 3,RANRET JGET RANDOM OPERATORS
06 RAN1: LCALL #RANG
07 04506 000144 JSR #RANG
08 04507 110700 NEGS 0,2 JFORM MQ+MD
09 04510 100120 MOVZL 0,1
10 04511 127100 AUDL 1,1
11 04512 107300 ADDS 0,1
12 04513 112415 SUB# 0,2,SNR
13 04514 000772 JMP RAN1 JREJECT IF AC=MD
14 04515 142432 SUBZ# 2,0,SZC
15 04516 115001 MOV 0,3,SKP
16 04517 000403 JMP ,+3
17 04520 141000 MOV 2,0 JMAKE AC LESS THAN
18 04521 171000 MOV 3,2 JMD IN ALL CASES.
19 04522 040435 RAN2: STA 0,OAC JSTORE IN ORIGINAL
20 04523 044435 STA 1,OHQ JNUMBER BLOCK.
21 04524 050435 STA 2,OHM
22 04525 002401 JMP #RANRET
23 04526 000000 RANRET: 0
24 04527 054436 XMUL: STA 3,MSAV JPROGRAMED MULTIPLY
25 04530 034436 LDA 3,M20
26 04531 125203 MOV# 1,1,SNC
27 04532 101201 MOV# 0,0,SKP
28 04533 143220 ADDZR 2,0
29 04534 175404 INC 3,3,SZR
30 04535 000774 JMP XMUL+2
31 04536 125260 MOVCR 1,1
32 04537 040743 XMUL1: STA 0,OKAC JSTORE RESULTS
33 04540 044743 STA 1,OKMQ
34 04541 050743 STA 2,OKMD
35 04542 002423 JMP #MSAV
36
```

10084 MNLCC

```
01 04543 054422 XDIV: STA 3,MSAV JPROGRAMED DIVIDE
02 04544 142432 SURZ# 2,0,SZC
03 04545 001400 JMP 0,3 JUV EXIT
04 04546 034420 LDA 3,M20
05 04547 125120 MOVZL 1,1
06 04550 101100 XDIV1: MOVL 0,0
07 04551 142412 SUB# 2,0,SZC
08 04552 142400 SUB 2,0
09 04553 125100 MOVL 1,1
10 04554 175404 INC 3,3,SZR
11 04555 000773 JMP XDIV1
12 04556 000761 JMP XMUL1 JSTORE RESULTS.
13 04557 000000 OAC: 0
14 04560 000000 OHQ: 0
15 04561 000000 OHM: 0
16 04562 000000 OHM: 0
17 04563 000000 OHM: 0
18 04564 000000 OHM: 0
19 04565 000000 MSAV: 0
20 04566 177760 M20: -20
21
22
23 04567 021400 SXTOR: LDA 0,0,3 JPICK UP ARGUMENTS
24 04570 025401 LDA 1,1,3
25 04571 031402 LDA 2,2,3
26 04572 042404 STA 0,#XOAC
27 04573 046404 STA 1,#XOMQ
28 04574 052404 STA 2,#XOMD
29 04575 001403 JMP 3,3
30 04576 004557 XOAC: OAC
31 04577 004560 XOMQ: OHQ
32 04600 004561 XOMD: OHM
33 04601 004614 IMDIV: XMUIV
34
```

10005 MNL6C

```

01
02
03 04002 054423 XHMUL: STA 3,XHRET   IHWARE MULTIPLY
04 04003 0733A1      MMUL
05 04004 094402      JSR  ,+2
06 04005 004605      .
07 04006 040754      STA 0,HAC
08 04007 020776      LDA 0,,-2
09 04010 110434      SUBZ# 0,3,SZR
10 04011 000415      JMP  MERR
11 04012 020750      LDA 0,HAC
12 04013 000406      JMP  XHCOM
13
14 04014 054411 XMDIV: STA 3,XHRET   IHWARE DIVIDE
15 04015 170440      SUB0 3,3
16 04016 073101      MDIV
17 04017 175004      MOV 3,3,SZR
18 04020 000407      JMP  MERR
19 04021 040741 XHCOM: STA 0,HAC   ISTORE HWARE RESULTS.
20 04022 044741      STA 1,HMD
21 04023 050741      STA 2,HMD
22 04024 002401      JMP  XHRET
23 04025 000000 XHRET: X
24
25 04026 063077 MERR:  HALT      IMULTIPLY ERROR
26 04027 063077 MERR:  HALT      IDIVIDE ERROR HALT
27
28      MDTX:
29
30      000000      .NULOC 0

```

10006 MNL6C

```

01
02      I*****TRAP INSTRUCTION TEST *****
03
04 04030 020406 TP.00: LDA 0,TP00R   IPREPARE
05 04031 042001      STA 0,TPADR   IRETURN ADDR
06 04032 100010      TRAP        ITRAP INSTRUCTION
07 04033 063077      HALT        IERROR....SHD HAVE TRAPPED
08 04034 000403      JMP  ,+3
09 04035 004632      .=-3
10 04036 004637 TP00R: .+1        IPOINT TO TRAP INSTN.
11 04037 020060      LDA 1,01PLOC IPOINT TO NEXT INSTRUCTION
12 04040 020775      LDA 3,,-3    IGET PC AT TIME OF TRAP
13 04041 122414      SUB# 1,1,SZR ISET TRAP ADDRESS
14 04042 063077      HALT        ITRAP=TRAP WORKED
15      IERROR= TRAP DIDN'T WORK
16
17      IDEFINE MACRO FOR TESTING TRAP NOT TO DISTURB AC'S
18      .MACRO TPACT
19      LDA 0,TPA1R   IRTN ADDR
20      STA 0,TPADR   IPLACE IN TRAP HANDLER LOCATION
21      ADC 0,0 ISET AC0 TO -1
22      TRAP        ITRAP INSTR
23      HALT        ITRAP DIDN'T JMP #46
24      JMP  ,+2
25      TPA1R: .+1        IRETURN ADDR POINTER
26      CUM# 02,02,SZR ISHD COM TO 0 IF STILL OK
27      HALT        ITRAP DISTURBED AC#2
28
29      X
30 04043 020406 TP.01: LDA 0,TP01R   IRTN ADDR
31 04044 042001      STA 0,TPADR   IPLACE IN TRAP HANDLER LOCATION
32 04045 100010      ADC 0,0 ISET AC0 TO -1
33 04046 100010      TRAP        ITRAP INSTR
34 04047 063077      HALT        ITRAP DIDN'T JMP #46
35 04050 000402      JMP  ,+2
36 04051 004652 TP01R: .+1        IRETURN ADDR POINTER
37 04052 100014      CUM# 0,0,SZR ISHD COM TO 0 IF STILL OK
38 04053 063077      HALT        ITRAP DISTURBED AC0
39
40      TPACT 02,1
41 04054 020406 TP.02: LDA 0,TP02R   IRTN ADDR
42 04055 042001      STA 0,TPADR   IPLACE IN TRAP HANDLER LOCATION
43 04056 120000      ADC 1,1 ISET AC1 TO -1
44 04057 100010      TRAP        ITRAP INSTR
45 04060 063077      HALT        ITRAP DIDN'T JMP #46
46 04061 000402      JMP  ,+2
47 04062 004663 TP02R: .+1        IRETURN ADDR POINTER
48 04063 120014      CUM# 1,1,SZR ISHD COM TO 0 IF STILL OK
49 04064 063077      HALT        ITRAP DISTURBED AC1
50
51      TPACT 03,2
52 04065 020406 TP.03: LDA 0,TP03R   IRTN ADDR
53 04066 042001      STA 0,TPADR   IPLACE IN TRAP HANDLER LOCATION
54 04067 150000      ADC 2,2 ISET AC2 TO -1
55 04070 100010      TRAP        ITRAP INSTR
56 04071 063077      HALT        ITRAP DIDN'T JMP #46
57 04072 000402      JMP  ,+2
58 04073 004674 TP03R: .+1        IRETURN ADDR POINTER
59 04074 150014      CUM# 2,2,SZR ISHD COM TO 0 IF STILL OK
60 04075 063077      HALT        ITRAP DISTURBED AC2

```

0007 MNLGC

```

01
02          TPACT 04,3
03 04070 020406 TP,04: LDA 0,TP04R      IRTN ADDR
04 04077 042061          STA 0,0TPADK      IPLACE IN TRAP HANDLER LOCATION
05 04700 176000          ADC 3,3 ISET AC3 TO -1
06 04701 100010          TRAP          ITRAP INSTR
07 04702 063077          HALT          ITRAP DIDN'T JMP #46
08 04703 000402          JMP .+2
09 04704 004705 TP04R: .+1          IRETURN ADDR POINTER
10 04705 174014          COM# 3,3,SZK      ISHD COM TO 0 IF STILL OK
11 04706 063077          HALT          ITRAP DISTURBED AC3
12
13
14          ITRY DEFERRING IN TRAP HANDLER ADDRESS
15
16
17 04707 020112 TP,05: LDA 0,K0300      IGET INDIRECT ADDR 300
18 04710 042061          STA 0,0TPADK      IPLACE IN TRAP HANDLER LOC.
19 04711 020407          LDA 0,TP05R      IGET RETURN ADDRESS
20 04712 040300          STA 0,300        IPLACE IN LUC 300
21 04713 020403          LDA 0,0+3
22 04714 040301          STA 0,301        IPUT HALT IN LOC 301
23 04715 100010          TRAP          ITRAP INSTR.
24 04716 063077          HALT          IERROR HALT..DEFER TEST DIDN'T WORK
25 04717 000402          JMP .+2
26 04720 004721 TP05R: .+1          IRETURN ADDRESS

```

10008 MNLGC

```

01          I*****STACK TEST *****
02
03          I#IRST USE OF STACK INSTRUCTIONS(OEVO1)
04          ITEST FOR EXISTANCE OF STACK
05 04721 126000          STK,0:  ADC 1,1          I#A MOVE FROM SP SHD
06 04722 065001          MTSP 1
07 04723 152400          SUB 2,2          I#DISTURB THE DESTINATION REG
08 04724 071201          MFSP 2
09 04725 151005          MOV 2,2,SNR
10 04726 063077          HALT          ISTACK INSTR DIDN'T LOAD AC2
11 04727 101112          MOVL# 0,0,SZC  I#CHECK FOR BIT 0 OFF
12 04730 063077          HALT          I#BIT 0 NOT 01
13
14          IIF ABOVE FAILS SEE DEV01 DECODE,STACK ROMS,NOT DCH,NOT IR0.DEV0
15          I#AT STACK AND GATE
16
17          ITRY THE MOVE TO STACK POINTER/MOVE FROM STACK POINTER
18          I#AND ALSO STACK FRAME
19          I
20          I#DEFINE MACRO FOR USE IN STACK MOVE TESTS
21
22          I#MACRO STTST
23          I#LDA #4,#3          I#PUT #3 IN ACA4
24          I#ADC #6,#6          I#SET ACA6 TO -1
25          I#MOV #0,#7
26          I#MOV #0,#5          I#ACA5,ACA7 = -1
27          I#MTA2 #4          I#MOVE ACA4 TO #2
28          I#MFA2 #5          I#READ #2 INTO ACA5
29          I#SUB#04,#5,SZR      I#CHECK RETURNED VALUE
30          I#HALT          I#STACK ERROR,ACA5 SHD# ACA4
31          I#COM# #6,#6,SZR    I#CHECK DISTURB OF ACA6
32          I#HALT          I#MFSP #5 DISTURBED ACA6
33          I#COM# #7,#7,SZR    I#CHECK ACA7
34          I#HALT          I#MFA2 #5 DISTURBED ACA7
35
36          I#
37
38          I#STTST 00,SP,K0,0,1,2,3
39 04731 020123          ST,00: LDA 0,K0          I#PUT K0 IN AC0
40 04732 152000          ADC 2,2 ISET AC2 TO -1
41 04733 155000          MOV 2,3
42 04734 145000          MOV 2,1 IAC1,AC3 = -1
43 04735 061001          MTSP 0          I#MOVE AC0 TO SP
44 04736 065201          MFSP 1          I#READ SP INTO AC1
45 04737 106414          SUB#0,1,SZR      I#CHECK RETURNED VALUE
46 04740 063077          HALT          I#STACK ERROR,AC1 SHD# AC0
47 04741 150014          COM# 2,2,SZR    I#CHECK DISTURB OF AC2
48 04742 063077          HALT          I#MFSP 1 DISTURBED AC2
49 04743 174014          COM# 3,3,SZK    I#CHECK AC3
50 04744 063077          HALT          I#MFSP 1 DISTURBED AC3
51
52          I#STTST 01,SP,K0777,1,2,3,0
53 04745 024117          ST,01: LDA 1,K0777      I#PUT K0777 IN AC1
54 04746 176000          ADC 3,3 ISET AC3 TO -1
55 04747 161000          MOV 3,0
56 04750 171000          MOV 3,2 IAC2,AC0 = -1
57 04751 065001          MTSP 1          I#MOVE AC1 TO SP
58 04752 071201          MFSP 2          I#READ SP INTO AC2
59 04753 132414          SUB#1,2,SZR      I#CHECK RETURNED VALUE
60 04754 063077          HALT          I#STACK ERROR,AC2 SHD# AC1

```

```

0089 MNLCG
01 04755 174014 CUM# 3,3,SZK ICHECK DISTURB OF AC3
02 04756 063077 HALT IMFSP 2 DISTURBED AC3
03 04757 100014 CUM# 0,0,SZK ICHEC AC0
04 04758 063077 HALT IMFSP 2 DISTURBED AC0
05
06 STTST 02,SP,K100,2,3,0,1
07 04761 030075 ST.02: LDA 2,K100 IPUT K100 IN AC2
08 04762 102000 ADC 0,0 ISET AC0 TO -1
09 04763 105000 MOV 0,1
10 04764 115000 MOV 0,3 IAC3,AC1 = -1
11 04765 071001 MTSP 2 IMOVE AC2 TO SP
12 04766 075201 MFSP 3 IREAD SP INTO AC3
13 04767 150414 SUB#2,3,SZR ICHECK RETURNED VALUE
14 04770 063077 HALT ISTACK ERROR,AC3 SHD= AC2
15 04771 100014 CUM# 0,0,SZR ICHECK DISTURB OF AC0
16 04772 063077 HALT IMFSP 3 DISTURBED AC0
17 04773 124014 CUM# 1,1,SZK ICHEC AC1
18 04774 063077 HALT IMFSP 3 DISTURBED AC1
19
20 STTST 03,FP,K0777,0,1,2,3
21 04775 020117 ST.03: LDA 0,K0777 IPUT K0777 IN AC0
22 04776 152000 ADC 2,2 ISET AC2 TO -1
23 04777 155000 MOV 2,3
24 05000 145000 MOV 2,1 IAC1,AC3 = -1
25 05001 060001 MTFF 0 IMOVE AC0 TO FP
26 05002 064001 MFFF 1 IREAD FP INTO AC1
27 05003 100414 SUB#0,1,SZR ICHECK RETURNED VALUE
28 05004 063077 HALT ISTACK ERROR,AC1 SHD= AC0
29 05005 150014 CUM# 2,2,SZR ICHECK DISTURB OF AC2
30 05006 063077 HALT IMFSP 1 DISTURBED AC2
31 05007 174014 CUM# 3,3,SZK ICHEC AC3
32 05008 063077 HALT MFFF 1 DISTURBED AC3
33
34 STTST 04,FP,K0,3,2,1,0
35 05011 034123 ST.04: LDA 3,K0 IPUT K0 IN AC3
36 05012 120000 ADC 1,1 ISET AC1 TO -1
37 05013 121000 MOV 1,0
38 05014 131000 MOV 1,2 IAC2,AC0 = -1
39 05015 074001 MTFF 3 IMOVE AC3 TO FP
40 05016 070201 MFFF 2 IREAD FP INTO AC2
41 05017 172414 SUB#3,2,SZR ICHECK RETURNED VALUE
42 05020 063077 HALT ISTACK ERROR,AC2 SHD= AC3
43 05021 124014 CUM# 1,1,SZK ICHECK DISTURB OF AC1
44 05022 063077 HALT IMFSP 2 DISTURBED AC1
45 05023 100014 CUM# 0,0,SZK ICHEC AC0
46 05024 063077 HALT MFFF 2 DISTURBED AC0
47
48 STTST 05,FP,K0777,1,3,2,0
49 05025 024117 ST.05: LDA 1,K0777 IPUT K0777 IN AC1
50 05026 152000 ADC 2,2 ISET AC2 TO -1
51 05027 141000 MOV 2,0
52 05030 150000 MOV 2,3 IAC3,AC0 = -1
53 05031 064001 MTFF 1 IMOVE AC1 TO FP
54 05032 074001 MFFF 3 IREAD FP INTO AC3
55 05033 130414 SUB#1,3,SZR ICHECK RETURNED VALUE
56 05034 063077 HALT ISTACK ERROR,AC3 SHD= AC1
57 05035 150014 CUM# 2,2,SZK ICHECK DISTURB OF AC2
58 05036 063077 HALT IMFSP 3 DISTURBED AC2
59 05037 100014 CUM# 0,0,SZR ICHEC AC0
60 05040 063077 HALT MFFF 3 DISTURBED AC0

```

```

0090 MNLCG
01
02 STTST 06,FP,K1000,0,3,1,2
03 05041 020101 ST.06: LDA 0,K1000 IPUT K1000 IN AC0
04 05042 120000 ADC 1,1 ISET AC1 TO -1
05 05043 131000 MOV 1,2
06 05044 135000 MOV 1,3 IAC3,AC2 = -1
07 05045 060001 MTFF 0 IMOVE AC0 TO FP
08 05046 074201 MFFF 3 IREAD FP INTO AC3
09 05047 110414 SUB#0,3,SZR ICHECK RETURNED VALUE
10 05050 063077 HALT ISTACK ERROR,AC3 SHD= AC0
11 05051 124014 CUM# 1,1,SZR ICHECK DISTURB OF AC1
12 05052 063077 HALT IMFSP 3 DISTURBED AC1
13 05053 150014 CUM# 2,2,SZK ICHEC AC2
14 05054 063077 HALT MFFF 3 DISTURBED AC2
15
16 STTST 07,FP,K40,2,0,1,3
17 05055 030074 ST.07: LDA 2,K40 IPUT K40 IN AC2
18 05056 120000 ADC 1,1 ISET AC1 TO -1
19 05057 135000 MOV 1,3
20 05060 121000 MOV 1,0 IAC0,AC3 = -1
21 05061 070001 MTFF 2 IMOVE AC2 TO FP
22 05062 060201 MFFF 0 IREAD FP INTO AC0
23 05063 142414 SUB#2,0,SZR ICHECK RETURNED VALUE
24 05064 063077 HALT ISTACK ERROR,AC0 SHD= AC2
25 05065 124014 CUM# 1,1,SZK ICHECK DISTURB OF AC1
26 05066 063077 HALT IMFSP 0 DISTURBED AC1
27 05067 174014 CUM# 3,3,SZK ICHEC AC3
28 05070 063077 HALT MFFF 0 DISTURBED AC3
29
30

```

```

10091 MNLGC
01          ;CHECK INTERREACTION OF SP AND SF MOVE INSTRUCTIONS
02
03 05071 152400 ST.08: SUB 2,2      ;SET AC2 TO 0
04 05072 070001 MTFP 2      ;PLACE 0'S IN FP
05 05073 152000   AUC 2,2
06 05074 071001 MTSP 2      ;PUT -1 IN SP
07 05075 074001 MFFP 3      ;GET FP
08 05076 170004   MOV 3,3,SZR    ;FP SHD = 0'S
09 05077 063077   HALT          ;AC3/FP NOT= 0'S
10 05100 170400   SUB 3,3
11 05101 074001 MTFP 3      ;NOW TRY SP
12 05102 071201 MFSF 2      ;GET SP
13 05103 150134 COMZL# 2,2,SZR    ;SHD=-1 BEFORE NOW
14 05104 063077   HALT          ;WAS NOT =-1 SP/SF INTERFERENCE

```

```

10092 MNLGC
01
02          ;SET STACK POINTER TO LOC 400
03          ;FOR THE REST OF THE TESTING
04          ;THERE SHDNT BE ANY FURTHER INTR THRU LOC 1
05          ;AFTER THE MSKU COMMAND
06
07 05100 030100   LUA 2,K400      ;GET ADDR OF 400
08 05100 071001 MTSP 2
09 05107 070001 MTFP 2      ;PUT ADDR OF 400 IN SP/SF
10 05110 102000   ADC 0,0      ;ALL BITS ON
11 05111 062077   MSKU 0      ;MASK OFF TTO/TTI
12 05112 024001   LDA 1,1      ;GET LOC 1
13 05113 044103   STA 1,KTST    ;SAVE IT IN PAGE 0
14 05114 024404   LDA 1,LC1HL   ;ADDR OF HALT
15 05115 044001   STA 1,1      ;PLACE IN LOC 1
16 05116 060177   INTEN      ;ENABLE INT FOR STACK OVERFLOW ERRORS
17 05117 000403   JMP .+3
18 05120 000121 LC1HL: .+1
19 05121 063077   HALT          ;LOC 1 INTR WILL HALT HERE
20
21
22          ;TEST FOR EXISTANCE OF POP INSTRUCTION
23          ;PP.00:
24 05122 102400   SUB 0,0      ;TRY LOADING A VARIABLE FROM
25 05123 042100   STA 0,0K400    ;MEMORY USING POP INSTR
26 05124 102000   ADC 0,0
27 05125 061601   POP 0      ;SHD GET 0
28 05126 100004   CUM 0,0,SZR    ;SHD NOT SKP IF POP WORKED
29 05127 101001   MOV 0,0,SKP    ;SKP OVER HALT
30 05130 063077   HALT          ;POP INSTR DIDNT LOAD AC0
31
32          ;TRY POP OF -1 FROM STACK INTO AC1
33          ;PP.01:
34 05131 102000   ADC 0,0
35 05132 042100   STA 0,0K400
36 05133 030100   LUA 2,K400
37 05134 071001 MTSP 2      ;PUT 400 IN SP
38 05135 126400   SUB 1,1 1
39 05136 065001   POP 1      ;POP -1 INTO AC1
40 05137 124014   CUM# 1,1,SZR    ;SHD COM TO 0
41 05140 063077   HALT          ;POP DIDNT LOAD AC1 WITH -1
42
43
44          ;PP.02:
45 05141 024414   LDA 1,PP02R
46 05142 044003   STA 1,3      ;IN CASE OF OVFL0
47 05143 102000   ADC 0,0
48 05144 030100   LDA 2,K400
49 05145 041001   STA 0,1,2    ;PUT -1 INTO LOC 401
50 05146 071001 MTSP 2      ;SET SP TO 400
51 05147 102400   SUB 0,0
52 05150 061401   PSH 0      ;PSH 0 ONTO STACK
53 05151 000405   JMP .+5      ;JMP OVER HALT
54 05152 063077   HALT          ;PSH SKIPPED
55 05153 000403   JMP .+3
56 05154 063077   HALT          ;OVERFLOW ERROR?
57 05155 000154 PPR2R: .-1      ;POINT TO HALT
58 05156 025001   LDA 1,1,2    ;GET PSHD DATA FROM LOC 401
59 05157 125004   MOV 1,1,SZR    ;DID PSH STORE ON STACK?
60 05160 063077   HALT          ;PSH DIDNT WORK

```

0093 MNLGC

```

01          IDEFINE MACRO FOR PSH/POP TESTING
02
03          .MACRO PSPT
04      IPP_A1:
05          LDA A2,A3          IGET A3
06          LDA A4,PPA1E      ISTACK OVFLD ERR ADDR
07          STA A4,3          IPUT IN LOC 3
08          PSH A2            IPUT ACA2 ON STACK
09          POP A4            ILOAD ACA4 WITH FIRST OFF THE STACK
10          SUB# A2,A4,SZR    ICHECK ACA2 AGAINST ACA4
11          HALT              IERROR,,ACA2 NOT EQUAL TO ACA4
12                          IAFTR PSH/POP
13
14          JMP .+3
15      PPA1E: .+1
16          HALT              ISTACK OVERFLOW ERROR HALT
17
18          X
19          PSPT 03,0,K0,1
20      IPP_03:
21          LDA 0,K0          IGET K0
22          LDA 1,PP03E      ISTACK OVFLD ERR ADDR
23          STA 1,3 IPUT IN LOC 3
24          PSH 0            IPUT AC0 ON STACK
25          POP 1            ILOAD AC1 WITH FIRST OFF THE STACK
26          SUB# 0,1,SZR    ICHECK AC0 AGAINST AC1
27          HALT              IERROR,,AC0 NOT EQUAL TO AC1
28                          IAFTR PSH/POP
29          JMP .+3
30      PP03E: .+1
31          HALT              ISTACK OVERFLOW ERROR HALT
32          PSPT 04,1,K2,2
33      IPP_04:
34          LDA 1,K2          IGET K2
35          LDA 2,PP04E      ISTACK OVFLD ERR ADDR
36          STA 2,3 IPUT IN LOC 3
37          PSH 1            IPUT AC1 ON STACK
38          POP 2            ILOAD AC2 WITH FIRST OFF THE STACK
39          SUB# 1,2,SZR    ICHECK AC1 AGAINST AC2
40          HALT              IERROR,,AC1 NOT EQUAL TO AC2
41                          IAFTR PSH/POP
42          JMP .+3
43      PP04E: .+1
44          HALT              ISTACK OVERFLOW ERROR HALT
45          PSPT 05,2,K6,3
46      IPP_05:
47          LDA 2,K6          IGET K6
48          LDA 3,PP05E      ISTACK OVFLD ERR ADDR
49          STA 3,3 IPUT IN LOC 3
50          PSH 2            IPUT AC2 ON STACK
51          POP 3            ILOAD AC3 WITH FIRST OFF THE STACK
52          SUB# 2,3,SZR    ICHECK AC2 AGAINST AC3
53          HALT              IERROR,,AC2 NOT EQUAL TO AC3
54                          IAFTR PSH/POP
55          JMP .+3
56      PP05E: .+1
57          HALT              ISTACK OVERFLOW ERROR HALT
58          PSPT 06,3,K40,0
59      IPP_06:
60          LDA 3,K40          IGET K40
61          LDA 0,PP06E      ISTACK OVFLD ERR ADDR
62          STA 0,3 IPUT IN LOC 3

```

0094 MNLGC

```

01 05222 075401      PSH 3
02 05223 061601      POP 0
03 05224 102414      SUB# 3,0,SZR
04 05225 063077      HALT
05
06 05226 000403      JMP .+3
07 05227 005230      FPP06E: .+1
08 05230 063077      HALT

```

```

I PUT AC3 ON STACK
I LOAD AC0 WITH FIRST OFF THE STACK
I CHECK AC3 AGAINST AC0
I ERROR,,AC3 NOT EQUAL TO AC0
IAFTER PSH/POP

I STACK OVERFLOW ERROR HALT

```



```

10095 MNLGC
01          ;TEST PSH OVER BOUNDARY CAUSES STACK OVERFLOW ERROR
02          ;FIRST LEGAL OVERFLOW ERROR
03
04          ;PP,07:
05 05231 030077    LDA 2,K377      ;GET BOUNDARY =1
06 05232 071001    MTSP 2          ;PUT IN SP
07 05233 030406    LDA 2,STEK2     ;GET GET RETURN ADDR
08 05234 050003    STA 2,3        ;PUT IN LOC 3
09 05235 071401    PSH 2          ;PSH AC2 ON STACK/FORCE OVERFLOW
10 05236 101000    MOV 0,0
11 05237 063077    HALT          ;NO OVERFLOW , CHECK ION
12 05240 000402    JMP ,+2
13 05241 005242    STEK2:        .+1
14 05242 075601    POP 3          ;GET STACKED VALUE
15 05243 156414    SUB# 2,3,SKH  ;PSH SHD HAVE COMPLETED
16 05244 063077    HALT          ;PSH DIDN'T COMPLETE STORE OF AC3
17 05245 065577    SKPHZ CPU     ;ION RESET BY OVFL0?
18 05246 063077    HALT          ;ION NOT RESET.
19 05247 060177    INTEN
20
21
22          ;TEST INC/DEC OF SP WITH PSH/POP INSTRUCTIONS
23          ;PP,08:
24 05250 030100    LDA 2,K400
25 05251 141000    MOV 2,0        ;SAVE IT
26 05252 071001    MTSP 2
27 05253 111400    INC 0,2        ;AC2= 401
28 05254 065401    PSH 1          ;PSH INSTN SHD INC SP
29 05255 075201    MFSP 3         ;CHECK IT
30 05256 156414    SUB# 2,3,SKH  ;IS IT = 401?
31 05257 063077    HALT          ;PSH DIDN'T INC SP
32 05260 065601    POP 1
33 05261 071201    MFSP 2         ;SHD BE 400 NOW
34 05262 112414    SUB# 0,2,SKH  ;IS SP = 400?
35 05263 063077    HALT          ;SP NOT DECREMENTED BY POP

```

```

10096 MNLGC
01
02          ;SAVE / RETURN INSTRUCTION TESTS
03          ;FIRST TIME FOR SAVE INSTRUCTION
04
05          ;SV,00:
06 05264 102400    SUB 0,0        ;SET AC0 TO 0
07 05265 105400    INC 0,1        ;SET AC1 TO 1
08 05266 030100    LDA 2,K400     ;GET VALUE OF 400
09 05267 071001    MTSP 2        ;GET STACK POINTER
10 05270 070001    MTFP 2        ;SET FP TO 400
11 05271 131400    INC 1,2
12 05272 155400    INC 2,3        ;AC2=2, AC3=3
13 05273 101040    MOVO 0,0      ;SET CARRY TO 1
14 05274 062401    SAVE          ;SAVE AC'S
15 05275 175003    MOV 3,3,SNC   ;CHECK THAT CARRY STILL A 1
16 05276 063077    HALT          ;SAVE CHANGED THE CARRY BIT...ERROR
17                                     ;OR SAVE INSTR. SKIPPED...ERROR
18 05277 165000    MOV 3,1        ;PUT AC3 IN AC1
19 05300 075201    MFSP 3
20 05301 166414    SUB# 3,1,SKH  ;SP SHD = AC3
21 05302 063077    HALT          ;STACK POINTER NOT = AC3 AFTER SAVE
22 05303 074201    MFFP 3        ;GET FRAME POINTER
23 05304 166414    SUB# 3,1,SKH  ;FP SHD=AC3
24 05305 063077    HALT          ;FP NOT=AC3
25 05306 030120    LDA 2,K405     ;GET 405 INTO AC2
26 05307 146404    SUB 2,1,SKH   ;CHECK AC1 FOR PROPER VALUE OF SP
27 05310 063077    HALT          ;AC1 NOT = ORIG, SP + 5 ...ERROR HALT
28 05311 021000    LDA 0,0,2     ;DIRECTLY GET SAVED AC3 & CRY
29 05312 101103    MOVL 0,0,SNC  ;IS CRY A 1
30 05313 063077    HALT          ;SAVE INSTR DIDN'T SAVE THE CRY
31 05314 101220    MOVZR 0,0     ;REPOSITION CONTENTS
32 05315 024067    LDA 1,K3      ;AND DROP CARRY BIT
33 05316 106404    SUB 0,1,SKH   ;IS IT = 3?
34 05317 063077    HALT          ;SAVE DIDN'T STORE AC3 CORRECTLY
35 05320 021377    LDA 0,-1,2    ;GET SAVED FP
36 05321 024100    LDA 1,K400
37 05322 106414    SUB#0,1,SKH   ;FP=400 ?
38 05323 063077    HALT          ;SAVE DIDN'T STORE FP CORRECTLY
39 05324 021374    LDA 0,-4,2    ;GET SAVED AC0
40 05325 101004    MOV 0,0,SKH  ;SHD BE = 0
41 05326 063077    HALT          ;AC0 NOT = 0
42 05327 105400    INC 0,1
43 05330 021375    LDA 0,-3,2    ;GET SAVED AC1
44 05331 106414    SUB#0,1,SKH   ;AC1=1?
45 05332 063077    HALT          ;AC1 NOT SAVED CORRECTLY
46 05333 021376    LDA 0,-2,2    ;GET SAVED AC2
47 05334 125400    INC 1,1
48 05335 106414    SUB#0,1,SKH   ;AC2 NOT = 2
49 05336 063077    HALT

```

```

10097 MNLGC
01
02
03 05337 034421      JMTN01: LDA 3,RTN1R      ;PUT RETURN ADDRESS IN AC3
04 05340 030100      LDA 2,K400
05 05341 071001      MTSP 2           ;INIT SP
06 05342 070001      MTFP 2         ;INIT FP
07 05343 101020      MOVZ 0,0       ;SET CARRY TO 0
08 05344 030065      LDA 2,K1
09 05345 024072      LDA 1,K10
10 05346 020075      LDA 0,K100
11 05347 062401      SAVE
12 05350 102040      ADCO 0,0
13 05351 105000      MOV 0,1
14 05352 111000      MOV 0,2
15 05353 113000      MOV 0,3
16 05354 062601      RTRN
17 05355 063077      HALT
18 05356 063077      HALT
19 05357 000402      JMP .+2
20 05360 005361      RTN1R: .+1
21 05361 054427      STA 3,SV,3
22 05362 175002      MOV 3,3,SZC
23 05363 063077      HALT
24 05364 034065      LDA 3,K1
25 05365 156414      SUB# 2,3,SZK
26 05366 063077      HALT
27 05367 034072      LDA 3,K10
28 05370 136414      SUB# 1,3,SZK
29 05371 063077      HALT
30 05372 034075      LDA 3,K100
31 05373 116414      SUB# 0,3,SZK
32 05374 063077      HALT
33 05375 024100      LDA 1,K400
34 05376 071201      MFSP 2
35 05377 132404      SUB 1,2,SZR
36 05400 063077      HALT
37 05401 070201      MFFP 2
38 05402 132414      SUB# 1,2,SZK
39 05403 063077      HALT
40 05404 024404      LDA 1,SV,3
41 05405 132404      SUB 1,2,SZR
42 05406 063077      HALT
43 05407 000402      JMP .+2
44 05410 000000      SV,3: 0

```

```

10098 MNLGC
01
02
03
04 05411 020406      ;STACK OVERFLOW TESTS - SAVE INSTRUCTION
05 05412 040003      ;STOV1: LDA 0,STOVR   ;GET RETURN ADDRESS
06 05413 060177      STA 0,3       ;PLACE IT IN LOC 3
07 05414 030100      INTEN
08 05415 020066      LDA 2,K400
09 05416 112401      SUB 0,2,SNP   ;FORM ADDR OF 376,ALWAS SKIP NEXT
10 05417 005424      STOV2: STOV2
11 05420 071001      MTSP 2
12 05421 062401      SAVE
13 05422 101000      MOV 0,0
14 05423 063077      HALT
15
16
17
18 05424 030100      STOV2: LDA 2,K400   ;FORM ADDR
19 05425 024066      LDA 1,K2
20 05426 132400      SUB 1,2
21 05427 071001      MTSP 2
22 05430 020405      LDA 0,STV2R   ;PUT 376 IN SP AGAIN
23 05431 040003      STA 0,3
24 05432 060277      INTDS
25 05433 062401      SAVE
26 05434 000403      JMP .+3
27 05435 005436      STV2R: .+1
28 05436 063077      HALT
29 05437 020406      LDA 0,STV3R   ;POINT TO RETURN ADDRESS
30 05440 040003      STA 0,3
31 05441 060177      INTEN
32 05442 101000      MOV 0,0
33 05443 063077      HALT
34 05444 000402      JMP .+2
35 05445 005446      STV3R: .+1
36 05446 063577      SKPBZ CPU
37 05447 063077      HALT
38 05450 060177      INTEN

```

```

;FORCE OVERFLOW/INT, DISABLED
;JMP OVER HALT
;POINT TO RETURN ADDRESS
;ILLEGAL RETURN ADDRESS..HALT
;GET GOOD RETURN ADDRESS
;PLACE RETURN ADDRESS IN LOC 3
;ENABLE INTERRUPTS
;SHDN'T GET HERE IF INT, OCCURRED
;POINT TO RETURN ADDRESS
;ION SET?
;ION NOT RESET BY OVFLOW

```

```

10099 MNLGC
01          ISET UP ILLEGAL STACK OVERFLOW ADDRESS FOR REST OF TEST
02 05451 020403 LDA 0,ILLSK
03 05452 040003 STA 0,3          IPUT IN ADDR 3
04 05453 000403 JMP ,+3
05 05454 005455 ILLSK: .+1
06 05455 003077 HALT          ILLLEGAL STACK OVERFLOW ERROR
07
08          IHEAL TIME CLOCK TESTS
09
10 05456 020412 RT.00: LDA 0,RT00R          IGET ADDR FOR RETURN
11 05457 024410 LDA 1,RT00S          IGET RETRN #2 ADDRESS
12 05460 040002 STA 0,2          IPLACE IN LOC 2
13 05461 102400 SUB 0,0
14 05462 071077 RTCCN          IENABLE RTC INTERRUPTS*****
15 05463 101404 INC 0,0,SZR          IWAIT FOR INTRP
16 05464 000777 JMP ,+1
17 05465 063077 HALT          IRTC DIDN'T INTRP
18 05466 000403 JMP ,+3
19 05467 005477 RT00S: RT.01-1
20 05470 005471 RT00R: .+1          IPOINT TO RETURN ADDRESS
21 05471 060177 INTEN          IINTRA ENABLE AFTER LAST INTR
22 05472 044002 STA 1,2          IPLACE #2 RETRN IN LOC 2
23 05473 102400 SUB 0,0
24 05474 101404 INC 0,0,SZR
25 05475 000777 JMP ,+1
26 05476 063077 HALT          I2ND INTR FROM RTC DIDN'T OCCUR
27 05477 060177 INTEN          IRE-ENABLE RTC INTERRUPT
28
29          ICHECK HEAL TIME CLOCK TIMING TEST
30
31 05500 024431 RT.01: LDA 1,KMTC          IGET TIMING CONSTANT
32 05501 034431 LDA 3,KRTC2          IGET WAIT ADD. TIME
33 05502 030414 LDA 2,INT02          IGET GOOD RETURN ADDR.
34 05503 020430 LDA 0,ARTER          IGET ERROR HALT ADDRESS
35 05504 040002 STA 0,2          IPUT IN LOC 2
36 05505 123404 INC 1,1,SZR
37 05506 000777 JMP ,+1          IWAIT
38 05507 050002 STA 2,2          IPUT IN LOC 2
39 05510 175404 INC 3,3,SZR          IWAIT
40 05511 000777 JMP ,+1          IWAIT FOR INTERRUPT
41 05512 063077 HALT          IINT. TOO LONG
42 05513 000404 JMP RT.02
43 05514 063077 RT.ER: HALT          IERROR HALT..INT. TOO SOON
44 05515 000402 JMP RT.02
45 05516 005517 INT02: RT.02          INEXT TEST ADDRESS
46
47          IDISABLE RTC TEST
48 05517 065077 RT.02: RTCCS          IDISABLE RTC
49 05520 020410 LDA 0,ARTE2          IGET ERROR HALT ADDRESS
50 05521 040002 STA 0,2          IPUT IN LOC 2
51 05522 024133 LDA 1,KTST          IGET LOC 1 SAVED
52 05523 044001 STA 1,1          IRESTORE LOC 1
53 05524 020066 LDA 0,K2          ILOAD AC0 WITH 2
54 05525 062077 MSKO 0          IRE-ENABLE TIO INTR
55 05526 060177 INTEN
56 05527 000406 JMP IOCK          IEXIT THIS TEST
57
58 05530 005534 ARTE2: RT.E2          INO MORE RTC INTERRUPTS SHD OCCUR
59 05531 177345 KRTC: -283.          ISET VALUE TO GIVE 1+ HILLISECONDS
60 05532 177671 KRTC2: -71.          IADDITIONAL WAIT TIME

```

```

0100 MNLGC
01 05533 005514 ARTER: RT.ER
02          IERROR HALT FOR RTC INTERRUPTS WHEN DISABLED
03 05534 063077 RT.E2: HALT          IERROR HALT..RTC SHD BE DISABLED

```

10101 MNLGC

```

01          JCHECK TO SEE IF TIME TO START CAT/KITTEN
02
03 05535 020125 IUCK1 LDA 0,KATSW          JGET CAT/KITTEN FLAG
04 05536 010005      MOV 0,0,SNR          JSTART IOTSTR IF = 1
05 05537 000422      JMP PNCSS          JDO PROCESSER TESTING
06 05540 014140      DSZ PKR00          J
07 05541 002404      JMP 0,+4
08 05542 024141      LDA 1,PKR01          JGET VALUE TO RESTORE LOOP CNT
09 05543 044140      STA 1,PKR00          JPUT IN PKR00
10 05544 010001      MOV 0,0,SKP          JSKIP NEXT
11 05545 000504      A1A
12 05546 014126      DSZ TESTK          JI/O TESTING DONE?
13 05547 002776      JMP 0,-2          JNOPE!
14 05550 024100      LDA 1,K400          JRESTORE TEST COUNT
15 05551 044126      STA 1,TESTK
16 05552 020072      LDA 0,K10
17 05553 040140      STA 0,PKR00
18 05554 040141      STA 0,PKR01          JRESTORE LOOP COUNTS
19 05555 020067      LDA 0,K3
20 05556 052077      MSKO 0          JMASKOUT TTD/TTI INTR
21 05557 002401      JMP 0,+1
22 05560 006432      PASSC          JPRINT PASS ON TTY

```

10102 MNLGC

```

01          JPROCESSOR I/O INSTR TESTS
02
03 05561 022620 PRCSS: SUBZ# 2,0
04 05562 060277      INTCS
05 05563 040001      STA 0,1          JINTA'S WILL #0
06          JION SHD#0 NO SKIP ON BUSY NON ZERO
07 05564 063477 [U.00: SKPB# CPU          JION#0 SHD NOT SKP
08 05565 010001      MOV 0,0,SKP
09 05566 063077      HALT          JIR8 IR9#00 NO SKIP BN
10          JPOWER LOW SHD#0 NO SKIP ON DONE NON ZERO
11 05567 063677 [U.01: SKPB# CPU          JSHD NOT SKP
12 05570 010001      MOV 2,0,SKP          JIDON'T IR8 IR9#10
13 05571 063077      HALT          JSEE PWR LOW#1(SHDN'T)
14
15          JSKPBZ TO SKP ION#0 FIRST IO SKP TRUE
16 05572 063577 [U.02: SKPBZ CPU          JIR8 IR9#01
17 05573 063077      HALT          JBUSY#0 DID NOT SKP
18          JTEST SKPDZ POWER LOW SHD#0
19 05574 063777 [U.03: SKPLZ CPU          JIR8 IR9#11
20 05575 063077      HALT          JDONE#0 NO SKP(PWR LOW)
21          JNIO SHD#NEITHER SKP NOR ALTER ANY AC'S
22 05576 020000 [U.04: ADC 2,0
23 05577 005000      MOV 2,1          JALL AC'S==1
24 05600 031000      MOV 1,2
25 05601 055000      MOV 2,3
26 05602 060077      NIO CPU          JMAKE SURE IO SKP#0
27 05603 022001      ADC 1,0,SKP
28 05604 063077      HALT          JNIO CPU SKIPPED
29 05605 056000      ADC 2,3
30 05606 062414      SUB# 3,0,SZR
31 05607 063077      HALT          JNIO CHANGED AN AC
32
33          JMACRO IOTS1
34          JDIA6 A2, CPU SHOULD ONLY ALTER ACA2
35          JIO.A1:
36          LDA A2,K5252
37          MOV A2,A3          JALL AC'S=52525
38          MOV A3,A4
39          MOV A4,A5
40          DIA0 A2,CPU          JA7 A2
41          SUB# A3,A4,SZR          JACA3 SHD = ACA4
42          HALT          JDIA6 SKPD OR ACA3 NOT = ACA4
43          SUB# A5,A4,SZR
44          HALT          JACA3,A4OR A5 ALTERED
45          SUB# A2,A5,SNK          JDID ACA2 CHANGE?
46          HALT          JACA2 NOT LOADED
47
48
49          JIOTS1 05,0,1,2,3,A,READS
50          JDIA 0, CPU SHOULD ONLY ALTER AC0
51          JIO.05:
52 05610 020114      LDA 0,K0252
53 05611 005000      MOV 0,1          JALL AC'S=52525
54 05612 031000      MOV 1,2
55 05613 055000      MOV 2,3
56 05614 060477      DIA 0,CPU          JREADS 0
57 05615 032414      SUB# 1,2,SZR          JAC1 SHD = AC2
58 05616 063077      HALT          JDIA SKPD OR AC1 NOT = AC2
59 05617 072414      SUB# 3,2,SZR
60 05620 063077      HALT          JAC1,2OR3 ALTERED

```

```

0103 MNLGC
01 05621 116415      SUB# 0,3,SNR      JDID AC0 CHANGE?
02 05622 063077      HALT              FAC0 NOT LOADED
03                    IOTS1 06,1,0,2,3,A,READS
04                    JDIA 1, CPU SHOULD ONLY ALTER AC1
05
06                    JDIO,06:
06 05623 024114      LDA 1,K5252
07 05624 121000      MOV 1,0          FALL AC1'S=52525
08 05625 111000      MOV 0,2
09 05626 155000      MOV 2,3
10 05627 064477      DIA 1,CPU       JREADS 1
11 05630 112414      SUB# 0,2,SNR   FAC0 SHD = AC2
12 05631 063077      HALT           JDIA SKPD OR AC0 NOT = AC2
13 05632 172414      SUB# 3,2,SNR
14 05633 063077      HALT           FAC0,20R3 ALTERED
15 05634 136415      SUB# 1,3,SNR   JDID AC1 CHANGE?
16 05635 063077      HALT           FAC1 NOT LOADED
17                    IOTS1 07,2,3,0,1,A,READS
18                    JDIA 2, CPU SHOULD ONLY ALTER AC2
19
20                    JDIO,07:
20 05636 030114      LDA 2,K5252
21 05637 155000      MOV 2,3          FALL AC1'S=52525
22 05640 161000      MOV 3,0
23 05641 105000      MOV 0,1
24 05642 070477      DIA 2,CPU       JREADS 2
25 05643 162414      SUB# 3,0,SNR   FAC3 SHD = AC0
26 05644 063077      HALT           JDIA SKPD OR AC3 NOT = AC0
27 05645 122414      SUB# 1,0,SNR
28 05646 063077      HALT           FAC3,00R1 ALTERED
29 05647 146415      SUB# 2,1,SNR   JDID AC2 CHANGE?
30 05650 063077      HALT           FAC2 NOT LOADED
31                    IOTS1 08,3,0,1,2,A,READS
32                    JDIA 3, CPU SHOULD ONLY ALTER AC3
33
34                    JDIO,08:
34 05651 034114      LDA 3,K5252
35 05652 161000      MOV 3,0          FALL AC1'S=52525
36 05653 105000      MOV 0,1
37 05654 131000      MOV 1,2
38 05655 074477      DIA 3,CPU       JREADS 3
39 05656 106414      SUB# 0,1,SNR   FAC0 SHD = AC1
40 05657 063077      HALT           JDIA SKPD OR AC0 NOT = AC1
41 05660 146414      SUB# 2,1,SNR
42 05661 063077      HALT           FAC0,10R2 ALTERED
43 05662 172415      SUB# 3,2,SNR   JDID AC3 CHANGE?
44 05663 063077      HALT           FAC3 NOT LOADED
45                    IOTS1 09,0,1,2,3,B,INTA
46                    JDIB 0, CPU SHOULD ONLY ALTER AC0
47
48                    JDIO,09:
48 05664 020114      LDA 0,K5252
49 05665 105000      MOV 0,1          FALL AC1'S=52525
50 05666 131000      MOV 1,2
51 05667 155000      MOV 2,3
52 05670 061477      DIB 0,CPU       JINTA 0
53 05671 132414      SUB# 1,2,SNR   FAC1 SHD = AC2
54 05672 063077      HALT           JDIB SKPD OR AC1 NOT = AC2
55 05673 172414      SUB# 3,2,SNR
56 05674 063077      HALT           FAC1,20R3 ALTERED
57 05675 116415      SUB# 0,3,SNR   JDID AC0 CHANGE?
58 05676 063077      HALT           FAC0 NOT LOADED
59                    IOTS1 10,1,0,3,2,B,INTA
60                    JDIB 1, CPU SHOULD ONLY ALTER AC1

```

```

0104 MNLGC
01                    JDIO,10:
02 05677 024114      LDA 1,K5252
03 05700 121000      MOV 1,0          FALL AC1'S=52525
04 05701 115000      MOV 0,3
05 05702 171000      MOV 3,2
06 05703 065477      DIB 1,CPU       JINTA 1
07 05704 116414      SUB# 0,3,SNR   FAC0 SHD = AC3
08 05705 063077      HALT           JDIB SKPD OR AC0 NOT = AC3
09 05706 156414      SUB# 2,3,SNR
10 05707 063077      HALT           FAC0,30R2 ALTERED
11 05710 132415      SUB# 1,2,SNR   JDIO AC1 CHANGE?
12 05711 063077      HALT           FAC1 NOT LOADED
13                    IOTS1 11,2,3,1,0,B,INTA
14                    JDIB 2, CPU SHOULD ONLY ALTER AC2
15
16                    JDIO,11:
16 05712 030114      LDA 2,K5252
17 05713 155000      MOV 2,3          FALL AC1'S=52525
18 05714 165000      MOV 3,1
19 05715 121000      MOV 1,0
20 05716 071477      DIB 2,CPU       JINTA 2
21 05717 166414      SUB# 3,1,SNR   FAC3 SHD = AC1
22 05720 063077      HALT           JDIB SKPD OR AC3 NOT = AC1
23 05721 106414      SUB# 0,1,SNR
24 05722 063077      HALT           FAC3,10R0 ALTERED
25 05723 142415      SUB# 2,0,SNR   JDIO AC2 CHANGE?
26 05724 063077      HALT           FAC2 NOT LOADED
27                    IOTS1 12,3,2,0,1,B,INTA
28                    JDIB 3, CPU SHOULD ONLY ALTER AC3
29
30                    JDIO,12:
30 05725 034114      LDA 3,K5252
31 05726 171000      MOV 3,2          FALL AC1'S=52525
32 05727 141000      MOV 2,0
33 05730 105000      MOV 0,1
34 05731 075477      DIB 3,CPU       JINTA 3
35 05732 142414      SUB# 2,0,SNR   FAC2 SHD = AC0
36 05733 063077      HALT           JDIB SKPD OR AC2 NOT = AC0
37 05734 122414      SUB# 1,0,SNR
38 05735 063077      HALT           FAC2,00R1 ALTERED
39 05736 166415      SUB# 3,1,SNR   JDID AC3 CHANGE?
40 05737 063077      HALT           FAC3 NOT LOADED
41

```

```

10105 MNLGC
01          ;DOH @, CPU (MSKO @) SHOULD NOT HANG "OUT TIME"
02          ;OUT GOES THROUGH T/S "TOD"
03          ;FIRST TIME FOR ANY DGA -B OR C
04          ;IO.13:
05 05740 176000      ADC 3,3
06 05741 024006      LDA 1,K2          ;AC1 = 2
07 05742 121000      MOV 1,0
08 05743 062077      MSKO @          ;SHD NOT SKP HALT OR ALTER AC'S
09 05744 122404      SUB 1,@,SZR
10 05745 063077      HALT          ;MSKO SKPD OR ALTERED AC0
11 05746 174004      COM 3,3,SZR
12 05747 063077      HALT          ;MSKO ALTERED AC3
13
14          ;DETERMINE WHICH PATH TO TAKE
15          ;IN TESTING FROM THIS POINT ON
16          ;TTO "DONE" IS USED FOR "TRUE" INTERRUPT TESTING
17          ;TTO DONE=0 AND BUSY=0 "FALSE" INTERRUPT TESTS
18          ;TTO DONE=0 AND BUSY=1 LOOP BACK TO A1A
19          ;IOX00:
20 05750 170000      ADC 3,3          ;SET PASS SWITCH
21 05751 063611      SKPDN TTO      ;DONE=?
22 05752 000414      JMP IOX01      ;=0
23 05753 063511      SKPBZ TTO      ;DONE=1 BUSY MUST=0
24 05754 063077      HALT          ;BUSY=0 OR DONE=1 FAILED
25 05755 063711      SKPDZ TTO      ;DONE=2 Z SHD NOT SKP
26 05756 141001      MOV 0,@,SKP
27 05757 063077      HALT          ;"DZ" ERR OR MAYBE "DN"
28 05760 063411      SKPDN TTO      ;DONE=1 BUSY CAN'T=1
29 05761 002403      JMP @IOX01=2    ;OK TO DO INTR TSTS
30 05762 063077      HALT          ;TTO IS BUSY NOT
31 05763 000705      JMP IOX00
32 05764 000203      INT00
33 05765 000504      A1A          ;START OF LOGIC TEST
34          ;IOX01:
35 05766 063511      SKPBZ TTO      ;NO SKP IS WAITING
36 05767 002776      JMP @,-2      ;DON'T WAIT FOR TTO DONE
37 05770 175404      INC 3,3,SZR
38 05771 063077      HALT          ;2ND TRY
39 05772 063711      SKPDZ TTO      ;FINITE TIME TWXT "DN" AND "BZ"
40 05773 000756      JMP IOX00+1    ;MAYBE DONE=1 (TIME LAPSE)
41          ;TTO DONE AND BUSY=0
42          ;PERFORM TESTS THAT REQUIRE INTERRUPT TO BE FALSE
43
44          ;FIN00:
45 05774 172620      SUBRZ 0,@
46 05775 040001      STA @,1          ;I=00
47 05776 060177      NIOS CPU          ;I TO ION "SHD NOT SKP"
48 05777 063477      SKPDN CPU          ;BUSY SHD=1 FOR CPU
49 06000 063077      HALT          ;ION DID NOT SET (NIOS SKPD)
50 06001 063477      SKPDN CPU          ;ION=0 HERE IS INTR
51 06002 063077      HALT          ;SEE PI AND NOT INTR
52          ;THERE SHD BE NO INTR REQUESTS PENDING
53          ;NI0C SHD CLR ION SKPBZ SHD NOT SKP
54          ;FIN01:
55 06003 060177      NIOS CPU          ;I TO ION
56 06004 063577      SKPBZ CPU          ;BUSY=1
57 06005 063477      SKPDN CPU          ;SHD NOT CLR ION
58 06006 063077      HALT          ;BZ SKPD OR BN DIDN'T
59          ;FIN02:
60 06007 060277      NI0C CPU          ;SHD CLR ION

```

```

01006 MNLGC
01 06010 063477
02 06011 063577
03 06012 063077

```

```

SKPDN CPU
SKPBZ CPU
HALT

```

```

;BUSY=0
;ION DID NOT CLR ION

```

10107 MNLGC

```
01
02          ;DOAC 0,CPU SHD CLR ION
03
04          ;NIN03:
05 06013 060177      NIOS CPU
06 06014 061277      I,RST          ;IORST
07 06015 063577      SKPBN CPU
08 06016 063077      HALT          ;IORST FAILED CLR ION
09
10          ;DOA SHD ONLY CLR IO BUS NOT ION
11          ;NIN04:
12 06017 060177      NIOS CPU
13 06020 061077      DOA 0,CPU      ;NO "C" ION SHD STILL=1
14 06021 063477      SKPBN CPU      ;IR8,9=00 DID ION CLR
15 06022 063077      HALT          ;UIS CLRD ION IM8,9=00
16          ;SAME TEST WITH "P" SHD NOT CLR ION IM8,9=11
17          ;NIN05:
18 06023 060177      NIOS CPU
19 06024 061377      DUAP 0,CPU     ;IR8,9=11 "P" NOT "C"
20 06025 063477      SKPBN CPU
21 06026 063077      HALT          ;"P" CLRD ION
22          ;"P" PULSE SHD NOT SET ION
23          ;NIN06:
24 06027 060277      NIOS CPU
25 06030 060377      NIOF CPU      ;IR8,9=11 "P" NOT "S"
26 06031 063577      SKPBN CPU
27 06032 063077      HALT          ;"P" SET ION
28          ;"S" WITH ION=1 SHD LEAVE IT=1
29          ;NIN07:
30 06033 060177      NIOS CPU      ;I1 TO ION
31 06034 061177      DOAS 0,CPU    ;AGAIN WITH IORST
32 06035 063477      SKPBN CPU
33 06036 063077      HALT          ;2ND "S" CLRD ION
34          ;ION=1 AND SKPDN ON DEV 0 SHD NOT SKIP
35          ;NIN08:
36 06037 061277      DOAC 0,CPU
37 06040 060177      NIOS CPU      ;SET ION
38 06041 063600      SKPDN 0       ;DEV #0 SHD NOT SKP
39 06042 101001      MOV 0,0,SKP   ;UK
40 06043 063077      HALT          ;CPUINST IN IO SKIP
41
42          ;TEST "AND'S" DECODING CPU INST FOR "FALSE"
43          ;MACRU IOTS2
44          ;NIN11:
45          DOAC 0,CPU      ;SET ION FOR DEV#2
46          NIOS CPU      ;TEST NOT BIT #3
47          SKPBN #2      ;TEST NOT BIT #3
48          MOV 0,0,SKP
49          HALT          ;ONLY DEV 77 SHD SKP
50          ;IF ABOVE HALT SEE BIT#3 INTO "CPU INST" AND'S
51          ;
52          IOTS2 09,76,15
53          ;NIN09:
54 06044 061277      DOAC 0,CPU
55 06045 060177      NIOS CPU      ;SET ION FOR DEV#6
56 06046 063476      SKPBN 76     ;TEST NOT BIT 15
57 06047 101001      MOV 0,0,SKP
58 06050 063077      HALT          ;ONLY DEV 77 SHD SKP
59          ;IF ABOVE HALT SEE BIT15 INTO "CPU INST" AND'S
60          IOTS2 10,75,14
```

0108 MNLGC

```
01          ;NIN10:
02 06051 061277      DOAC 0,CPU
03 06052 060177      NIOS CPU      ;SET ION FOR DEV75
04 06053 063475      SKPBN 75     ;TEST NOT BIT 14
05 06054 101001      MOV 0,0,SKP
06 06055 063077      HALT          ;ONLY DEV 77 SHD SKP
07          ;IF ABOVE HALT SEE BIT14 INTO "CPU INST" AND'S
08          IOTS2 11,73,13
09          ;NIN11:
10 06056 061277      DOAC 0,CPU
11 06057 060177      NIOS CPU      ;SET ION FOR DEV73
12 06060 063473      SKPBN 73     ;TEST NOT BIT 13
13 06061 101001      MOV 0,0,SKP
14 06062 063077      HALT          ;ONLY DEV 77 SHD SKP
15          ;IF ABOVE HALT SEE BIT13 INTO "CPU INST" AND'S
16          IOTS2 12,67,12
17          ;NIN12:
18 06063 061277      DOAC 0,CPU
19 06064 060177      NIOS CPU      ;SET ION FOR DEV67
20 06065 063467      SKPBN 67     ;TEST NOT BIT 12
21 06066 101001      MOV 0,0,SKP
22 06067 063077      HALT          ;ONLY DEV 77 SHD SKP
23          ;IF ABOVE HALT SEE BIT12 INTO "CPU INST" AND'S
24          IOTS2 13,57,11
25          ;NIN13:
26 06070 061277      DOAC 0,CPU
27 06071 060177      NIOS CPU      ;SET ION FOR DEV57
28 06072 063457      SKPBN 57     ;TEST NOT BIT 11
29 06073 101001      MOV 0,0,SKP
30 06074 063077      HALT          ;ONLY DEV 77 SHD SKP
31          ;IF ABOVE HALT SEE BIT11 INTO "CPU INST" AND'S
32          IOTS2 14,37,10
33          ;NIN14:
34 06075 061277      DOAC 0,CPU
35 06076 060177      NIOS CPU      ;SET ION FOR DEV37
36 06077 063437      SKPBN 37     ;TEST NOT BIT 10
37 06100 101001      MOV 0,0,SKP
38 06101 063077      HALT          ;ONLY DEV 77 SHD SKP
39          ;IF ABOVE HALT SEE BIT10 INTO "CPU INST" AND'S
40          IOTS2 14,37,10
```

```

10109 MNLGC
01
02      IAN "S" PULSE WITH DEV 0 (NOT CPU INST)
03      IAMD NOT SET ION
04      IININ15:
05 06102 061277      DOAC 0,CPU
06 06103 060100      NIOS 0          I"NOT" CPU BUT "S"
07 06104 063577      SKPBZ CPU      ISEE 9301 GENERATING SETION
08 06105 063077      HALT          IION=1 ILLEGAL (CPU INST NOT)
09
10      IJA "C" PULSE WITH DEV 0 (NOT CPU INST) SHD NOT CLR ION
11      IININ16:
12 06106 061277      DOAC 0,CPU
13 06107 060177      NIOS CPU
14 06110 060200      NIOC 0          INOT CPU BUT "C"
15 06111 063477      SKPBN CPU      IION SHD STILL=1
16 06112 063077      HALT          I"C" CLRD ION (NOT CPU-DEV 0)
17
18      IIO SKIPS SHD NOT GET TO PTS1 "S" SHD NOT BE GEN
19      IININ17:
20 06113 061277      DOAC 0,CPU
21 06114 063577      SKPBZ CPU      IIR0.0=01 BUT IS NOT "S"
22 06115 063077      HALT
23 06116 063577      SKPBZ CPU      IION SHD STILL=0
24 06117 063077      HALT          IFIRST BZ GEN'D "S"
25
26      IIO SKIP "DN" SHD NOT="C" NO PTS1
27      IININ18:
28 06120 060177      NIOS CPU
29 06121 063677      SKPDN CPU      IIR0.0=10 BUT IS NOT "C"
30 06122 101001      MOV 0,0,SKP    IPOWER LOW=0 SHD NOT SKP
31 06123 063077      HALT          ION SKPD WITH ION=1
32 06124 063477      SKPBN CPU      IABOVE HALT SEE NOT IR0
33 06125 063077      HALT          I"DN" CLRD ION
34      ISET UP ALL CONDITIONS FOR IO SKP EXCEPT IN/OUT TIME
35      IININ19:
36 06126 061277      DOAC 0,CPU
37 06127 102420      SUBZ 0,0
38 06130 103577      ANDCL# 0,0,SBN IEVERYTHING=0 NO SKP
39 06131 101001      MOV 0,0,SKP
40 06132 063077      HALT          IAND=SKPBZ CPU
41      ISET UP ALL CONDITIONS FOR NIOS CPU EXCEPT PTS1
42      IININ20:
43 06133 061277      DOAC 0,CPU
44 06134 102040      AUCC 0,0
45 06135 100177      COMCL# 0,0,SBN IALL=0 NO SKP
46 06136 063577      SKPBZ CPU      IION SHD STILL=0
47 06137 063077      HALT          ICOMCL#=NIOS CPU
48
49      ISET UP ALL CONDITIONS FOR NIOS CPU
50      IEXCEPT IO ALCEN=0
51      IININ21:
52 06140 061277      DOAC 0,CPU
53 06141 020177      LDA 0,177      INO IOALCEN
54 06142 063577      SKPBZ CPU      ISEE IOALCEN (NOT).PTS1
55 06143 063077      HALT          ILDA=NIOS CPU

```

```

10110 MNLGC
01      ISET UP ALL CONDITIONS FOR IO SKPBZ CPU EX(IN/OUT)
02      IININ22:
03 06144 176400      SUB 3,3          IUSING AN LDA
04 06145 054177      STA 3,177      IMAKE SURE SKP DOESN'T SET
05 06146 054000      STA 3,2
06 06147 023377      LDA 0,0177,3   IALMOST AN SKPBZ CPU
07 06150 101004      MOV 3,0,SZR
08 06151 063077      HALT          ILDA=SKPBZ CPU
09 06152 014140      DSZ PKR00
10 06153 002404      JMP 0,+4
11 06154 020141      LDA 0,PKR01
12 06155 040140      STA 0,PKR00
13 06156 101001      MOV 0,2,SKP
14 06157 000504      AIA

```



```

10111 MNLGC
01
02          ;START DEL CODE TO TTO
03          ;FOR INTERRUPT TESTING WHEN DONE=1
04
05          ;TTO001
06 06160 102000      ADC 0,0          ;=1
07 06161 061111      DDAS 0,TTO      ;OUT TO TTO
08 06162 101000      MOV 0,0          ;STALL
09 06163 063511      SKPBZ TTO
10 06164 000777      JMP 0,-1
11 06165 061111      DDAS 0,TTO
12 06166 101000      MOV 0,0
13 06167 063411      SKPBN TTO        ;BUSY SHD=1
14 06170 063077      HALT             ;NO SKP TTO "BN"
15 06171 063511      SKPBZ TTO        ;
16 06172 100004      COM 0,0,SZR
17 06173 063077      HALT             ;TTO "BZ" ERR
18 06174 063711      SKPDZ TTO        ;DONE SHD=0 TTO
19 06175 063077      HALT             ;TTO "DZ" ERR
20 06176 063611      SKPDN TTO       ;TTO DONE SHD=0
21 06177 002403      JMP 0,+3        ;OK LOOP THROUGH TEST
22 06200 063077      HALT             ;TTO DONE=1 IN ERR
23 06201 002401      JMP 0,+1
24 06202 000504      A1A
25
26          ;TTO DONE=1 USE TO TEST INTERRUPTS
27 06203 020416 INT00: LDA 0,INT0K
28 06204 024137      LDA 1,JMP3K
29 06205 030066      LDA 2,K2          ;SET UP FOR
30 06206 050001      STA 2,1          ;TEST FIRST
31 06207 044002      STA 1,2          ;REAL INTERRUPT
32 06210 040300      STA 0,300
33 06211 072077      MSK0 2          ;2 MASK OUT
34 06212 176400      SUB 3,3
35 06213 054000      STA 3,0          ;0 ADRS 0
36 06214 060177      NIOS CPU        ;ION
37 06215 000401      JMP 0,+1        ;WAIT
38 06216 063077      HALT             ;INTERRUPT DID NOT OCCUR
39 06217 000403      JMP 0,+3
40 06220 000210      0,-2
41 06221 000222 INT0K: 0,+1
42 06222 034000      LDA 3,0
43 06223 020775      LDA 0,INT0K=1
44 06224 116414      SUB# 0,3,SZR
45 06225 063077      HALT             ;(0) NOT=NIOS+2

```

```

10112 MNLGC
01
02          ;TEST TO MAKE SURE #IN LOC 1 WILL DEFER
03 06226 020066 INT01: LDA 0,K2          ;AND KEEP DEFERING
04 06227 103240      ADD0R 0,0
05 06230 040001      STA 0,1          ;#2 ALSO=COM 0,0,SZC
06 06231 024137      LDA 1,JMP3K      ;JMP #300
07 06232 044003      STA 1,3          ;WILL EXECUTE IN ERR
08 06233 030415      LDA 2,INT1K     ;IF FETCH IS DIRECTLY TO 1
09 06234 050300      STA 2,300       ;FOR 2ND DEFER FAILS
10 06235 151400      INC 2,2          ;LEGAL RET
11 06236 050004      STA 2,4          ;WILL BE IN 4
12 06237 103000      ADD 0,0          ;#4=COM 0,0,SZR (DON'T SKIP)
13 06240 103240      ADD0R 0,0
14 06241 040002      STA 0,2          ;#4 TO LOC 2
15 06242 101020      MOVZ 0,0        ;0 CRY JMP #300 IN0
16 06243 060177      NIOS CPU
17 06244 000401      JMP 0,+1          ;FIRST INTR 00
18 06245 063077      HALT
19 06246 063077      HALT
20 06247 000403      JMP 0,+3
21
22 06250 006251 INT1K: 0,+1
23 06251 063077      HALT             ;LOC 1 OR 2 EXECUTED
24          ;ABOVE HALT INTERRUPT IS NOT DOING #1
25          ;FOR DEFER BIT IN LOC 1 WAS NOT RECOGNIZED
26
27          ;ION/IOF SHOULD NOT INTR
28 06252 102400 INT02: SUB 0,0
29 06253 040000      STA 0,0
30 06254 101240      MOVOR 0,0
31 06255 040001      STA 0,1
32 06256 060177      NIOS CPU          ;ION
33 06257 060277      NIOC CPU          ;IOF
34 06260 000401      JMP 0,+1          ;STALL
35 06261 024000      LDA 1,0
36 06262 125004      NOV 1,1,SZR
37 06263 063077      HALT             ;INTR AFTER IOF
38

```

```

10113 MNLGC
01
02
03 06264 102000 INT03: ADC 0,0
04 06265 062077 MSKO 0
05 06266 060177 INTEN
06 06267 000401 JMP .+1
07 06270 024000 LDA 1,0
08 06271 063477 SKPBN CPU
09 06272 063077 HALT
10 06273 125004 MOV 1,1,SZR
11 06274 063077 HALT
12 06275 020066 LDA 0,K2
13 06276 072077 MSKO 2
14 06277 000401 JMP .+1
15 06300 024000 LDA 1,0
16 06301 063577 SKPBZ CPU
17 06302 063077 HALT
18 06303 125005 MOV 1,1,SNR
19 06304 063077 HALT
20
21
22 06305 024410 INT04: LDA 1,INT4K
23 06306 044001 STA 1,1
24 06307 060177 NIOS CPU
25 06310 125005 MOV 1,1,SNR
26 06311 063077 HALT
27 06312 063077 HALT
28 06313 000403 JMP .+3
29 06314 006312 .-2
30 06315 006316 INT4K: .+1
31 06316 101001 MOV 0,0,SKP
32 06317 063077 HALT
33 06320 020000 LDA 0,0
34 06321 030775 LDA 2,INT4K=1
35 06322 142414 SUB# 2,0,SZK
36 06323 063077 HALT
37
38
39
40 06324 024410 INT05: LDA 1,INT5K
41 06325 044001 STA 1,1
42 06326 060177 NIOS CPU
43 06327 063477 SKPBN CPU
44 06330 063077 HALT
45 06331 063077 HALT
46 06332 000403 JMP .+3
47 06333 006331 .-2
48 06334 006335 INT5K: .+1
49 06335 020000 LDA 0,0
50 06336 030775 LDA 2,INT5K=1
51 06337 142414 SUB# 2,0,SZK
52 06340 063077 HALT
53

```

```

10114 MNLGC
01
02
03
04 06341 030410 INT06: LDA 2,INT6K
05 06342 050001 STA 2,1
06 06343 153240 ADDGR 2,2
07 06344 060177 NIOS CPU
08 06345 005375 JSR -3,2
09 06346 063077 HALT
10 06347 063077 HALT
11 06350 063077 HALT
12 06351 006352 INT6K: .+1
13 06352 165401 INC 3,1,SKP
14 06353 063077 HALT
15 06354 020000 LDA 0,0
16 06355 101112 MOVL# 0,0,SZC
17 06356 063077 HALT
18 06357 106414 SUB# 0,1,SZK
19 06360 063077 HALT
20
21
22
23
24 06361 102620
25 06362 040001 STA 0,1
26 06363 014140 DSZ PKR00
27 06364 002404 JMP 0,+4
28 06365 020141 LDA 0,PKR01
29 06366 040140 STA 0,PKR00
30 06367 101001 MOV 0,0,SKP
31 06370 005004 A1A
32 06371 014126 DSZ TESTK
33 06372 000410 JMP INT07
34 06373 024124 LDA 1,K60
35 06374 044126 STA 1,TESTK
36 06375 020072 LDA 0,K10
37 06376 040140 STA 0,PKR00
38 06377 040141 STA 0,PKR01
39 06400 002401 JMP 0,+1
40 06401 006432 PASSC
41
42
43
44
45 06402 102620 INT07: SUBZR 0,0
46 06403 040001 STA 0,1
47 06404 101120 MOVZL 0,0
48 06405 040000 STA 0,0
49 06406 060177 NIOS CPU
50 06407 061277 I,RST
51 06410 000401 JMP .+1
52 06411 024000 LDA 1,0
53 06412 101004 MOV 0,0,SZR
54 06413 063077 HALT
55 06414 063511 SKPBZ TTO
56 06415 063077 HALT
57 06416 063411 SKPBN TTO
58 06417 101001 MOV 0,0,SKP
59 06420 063077 HALT
60 06421 063711 SKPDZ TTO

```

```

0115 MNLGC
01 06422 063077
02 06423 063611
03 06424 101001
04 06425 063077
05 06426 063577
06 06427 063077
07 06430 002401
08 06431 005564

```

```

HALT      JTO DONE SMD =0 IORST
SKPDN TTD
MOV 0,0,SKP
HALT
SKPBZ CPU
HALT
JMP 0,+1
IO,00

```

```

10116 MNLGC
01          J60 PASSES THROUGH INTERRUPT TESTS = PASS COMPLETE
02 06432 102400 PASSC: SUB P,P          JACB = 0
03 06433 061111          DOAS 0,TTO          JOUTPUT A NULL CHARACTER
04 06434 063511          SKPBZ TTD
05 06435 000777          JMP ,=-1
06 06436 020127          LDA 0,K215          JTRY VARIOUS WAIT LOOPS
07 06437 061111          DOAS 0,TTO          JOUT CAR RET
08 06440 063411          SKPBN TTD          JBUSY SMD=1
09 06441 063077          HALT
10 06442 063711          SKPDZ TTD          JDONE SMD=0
11 06443 063077          HALT
12 06444 063511          SKPBZ TTD          JWAIT LOOP
13 06445 000777          JMP ,=-1          JFIRST TIME THIS WAY
14 06446 063611          SKPDN TTD          JDONE=1 IF REAL "BZ"
15 06447 063077          HALT
16          JNOW OUTPUT LINE FEED
17 06450 024130          LDA 1,K212
18 06451 065111          DOAS 1,TTO
19 06452 063711          SKPDZ TTD
20 06453 063077          HALT
21 06454 063411          SKPBN TTD
22 06455 063077          HALT
23 06456 063611          SKPDN TTD          JFIRST SKPDN
24 06457 000777          JMP ,=-1          JWAIT LOOP
25 06460 063511          SKPBZ TTD          JBUSY=0 IF REAL DONE
26 06461 063077          HALT
27          JOUTPUT P
28 06462 030136          LDA 2,K320
29 06463 071111          DOAS 2,TTO
30 06464 063511          SKPBZ TTD          JION STILL=1
31 06465 000777          JMP ,=-1          JWHEN IT=0 TTD DONE
32 06466 063611          SKPDN TTD          JTO DONE=0
33 06467 063077          HALT          JBZ BEFORE INTR
34

```

0117 MNLGC

```

01
02 06470 034111      LDA 3,K3P0
03 06471 024125      LDA 1,KATSW
04 06472 175400      INC 3,3
05 06473 075111      DGAS 3,TT0
06 06474 060177      INTEN
07 06475 125004      MOV 1,1,SRZ
08 06476 000403      JMP .+3
09 06477 063477      SKPBN CPU
10 06500 063077      HALT
11 06501 020116      PASL1: LDA 0,KC80
12 06502 120000      ADC 1,1
13 06503 131000      MOV 1,2
14 06504 113520      ANDZL 0,2
15 06505 107000      ADD 0,1
16 06506 146400      SUB 2,1
17 06507 152000      ADC 2,2
18 06510 155000      MOV 2,3
19 06511 137520      ANDZL 1,3
20 06512 133000      ADD 1,2
21 06513 172400      SUB 3,2
22 06514 142414      SUB# 2,0,SRZ
23 06515 063077      HALT
24 06516 020125      LDA 0,KATSW
25 06517 101005      MOV 0,0,SNR
26 06520 000404      JMP .+4
27 06521 063511      SKPBZ TT0
28 06522 000757      JMP PASL1
29 06523 000403      JMP .+3
30 06524 063577      SKPBZ CPU
31 06525 000754      JMP PASL1
32 06526 063611      SKPDN TT0
33 06527 063077      HALT
34 06530 030131      LDA 2,K323
35 06531 071111      DGAS 2,TT0
36 06532 063511      SKPBZ TT0
37 06533 000777      JMP .-1
38 06534 063611      SKPDN TT0
39 06535 063077      HALT
40 06536 071111      DGAS 2,TT0
41 06537 063511      SKPBZ TT0
42 06540 000777      JMP .-1
43 06541 024074      LDA 1,K40
44 06542 065111      DGAS 1,TT0
45 06543 063511      SKPBZ TT0
46 06544 000777      JMP .-1
47 06545 060211      NI0C TT0
48
49
50 06546 034045      IOTUS STUFF
51 06547 021404      LDA 3,45
52 06550 101005      LDA 0,4,3
53 06551 000417      MOV 0,0,SNR
54 06552 020125      JMP NXTPAS
55 06553 101005      LDA 0,KATSW
56 06554 070417      MOV 0,0,SNR
57 06555 034045      JMP CKCAT
58 06556 021400      ATOCK: LDA 3,45
59 06557 101005      LDA 0,0,3
60 06560 000410      MOV 0,0,SNR
                    JMP NXTPAS

```

IOUTPUT "A"

IGET CAT/KITTEN SW

I DON'T CHECK ION IF CAT/KITTEN RUNNING

IION SHD STILL=1

I DO XOR'S

I WHILE WAITING

I ODD BITS XOR'D TO

I -1=ENEN BITS

I XOR'D TO -1

I AGAIN SHOULD=

I THE ODD BITS

I PROCESSOR ARITH ERR

I CAT/KITTEN RUNNING?

I YES IF SKIPS

I JMP .+4

I WAIT FOR BUSY ZERO

I SKIP ION CHECK

I INTR OCCUR YET

I NO

I TT0 YES DONE=1

I NO ERROR AT "BZ"

I OUTPUT FIRST S

I WAIT FOR TT0

I ONE SHD =1

I OUTPUT SECOND S

I OUTPUT A SPACE

I SKIP IS AUTO MODE

0118 MNLGC

```

01 06561 015403      DSZ 3,3
02 06562 000406      JMP NXTPAS
03 06563 061277      I.RST
04 06564 021403      LDA 0,3,3
05 06565 035404      LDA 3,4,3
06 06566 041776      STA 0,-2,3
07 06567 001400      JMP 0,3
08 06570 060177      NXTPAS: INTEN
09 06571 002401      JMP 0,+1
10 06572 000504      AIA

```

DSZ 3,3

JMP NXTPAS

I.RST

LDA 0,3,3

LDA 3,4,3

STA 0,-2,3

JMP 0,3

NXTPAS: INTEN

JMP 0,+1

AIA

I GET DTOS RETURN ADDR

I RETURN TO DTOS

10119 MNLGC

```
21
22      FCKCAT=CHECK IF DTOS RUN WITH CAT/KITTEN
23 06073 021402 CKCAT:  LDA 0,2,3
24 06074 101005      MOV 0,0,SNR      JSKP IS WITH CAT/KITT
25 06075 000760      JMP ATOLK      JND CAT/KITT
26 06076 040125      STA 0,KATSW
27 06077 020100      LDA 0,K400
28 06078 040126      STA 0,TESTK      ISETUP LOOP #
29 06079 030404      LDA 3,4,3
30 06080 030404      LDA 2,K1377
31 06081 150400      SUB 2,3
32 06082 000400      JSR 0,3
33 06083 000700      JMP ATOLK
34 06084 001377 K1377: 1377
35
36 06087 047115 DINT:  .TEXT IMNLGCT 001
37 06088 000000      .NOLDC 0
38 06089 000000      0
39 06090 000200      200
40 06091 170774      170774
41 06092 000000      0
42 06093 000000      0
43 06094 000000      0
44 06095 000000      0
45 06096 000000      0
46 06097 147703      .TEXT ICOPYRIGHT (C) DATA GENERAL CORPORATION, 1976
47 06098 140101 ALL RIGHTS RESERVED.
48 06099 047006      .NOLDC 0
49 06100 027011      .END      AAA
```

10120 MNLGC

***0000 TOTAL ERRORS, 00000 PASS 1 ERRORS

0125 MNLGC

| | | | | | | | | | |
|-----------------|-------|--------|--------|--------|--------|--------|-------|--|--|
| RT.E2 005534 | 99/50 | 100/00 | | | | | | | |
| RT.ER 005514 | 99/43 | 100/01 | | | | | | | |
| SETLP 004030 | 5/15 | 72/05 | | | | | | | |
| SETUL 000143 | 5/15 | 72/21 | 72/40 | 73/04 | 73/23 | 74/05 | 74/24 | | |
| | 75/04 | 75/23 | 76/03 | 76/22 | 77/04 | 77/22 | 78/04 | | |
| | 78/22 | 79/04 | 79/23 | 80/04 | 81/03 | 81/25 | | | |
| SETUP 000513 MC | 70/08 | 72/19 | 72/38 | 73/02 | 73/21 | 74/03 | 74/22 | | |
| | 75/02 | 75/21 | 76/01 | 76/20 | 77/02 | 77/20 | 78/02 | | |
| | 78/20 | 79/02 | 79/21 | 80/02 | 81/01 | 81/23 | | | |
| START 000200 | 5/33 | | | | | | | | |
| STCAT 000171 | 5/28 | | | | | | | | |
| STDEC 003513 | 65/15 | 65/34 | 65/47 | | | | | | |
| STEM2 005241 | 95/07 | 95/13 | | | | | | | |
| STINC 003473 | 65/13 | 65/18 | 65/30 | | | | | | |
| STK.0 004721 | 88/05 | | | | | | | | |
| STORF 000517 MC | 70/14 | 72/22 | 72/41 | 73/05 | 73/24 | 74/06 | 74/25 | | |
| | 75/05 | 75/24 | 76/04 | 76/23 | 77/05 | 77/23 | 78/05 | | |
| | 78/23 | 79/05 | 79/24 | 80/05 | | | | | |
| STOV2 005424 | 98/10 | 98/18 | | | | | | | |
| STOVR 005417 | 98/04 | 98/10 | | | | | | | |
| STTST 000571 MC | 88/21 | 88/38 | 88/52 | 89/06 | 89/20 | 89/34 | 89/48 | | |
| | 90/02 | 90/16 | | | | | | | |
| | 98/22 | 98/27 | | | | | | | |
| STV2R 005435 | 98/22 | 98/35 | | | | | | | |
| STV3R 005445 | 98/22 | 98/35 | | | | | | | |
| ST.00 004731 | 88/39 | | | | | | | | |
| ST.01 004745 | 88/53 | | | | | | | | |
| ST.02 004761 | 89/07 | | | | | | | | |
| ST.03 004775 | 89/21 | | | | | | | | |
| ST.04 0045011 | 89/35 | | | | | | | | |
| ST.05 0045025 | 89/49 | | | | | | | | |
| ST.06 005041 | 90/03 | | | | | | | | |
| ST.07 005055 | 90/17 | | | | | | | | |
| ST.08 005071 | 91/03 | | | | | | | | |
| ST.LA 004041 | 72/05 | 72/08 | 72/13 | 72/17 | | | | | |
| ST.LC 004040 | 72/07 | 72/12 | 72/16 | | | | | | |
| ST.LK 004037 | 72/06 | 72/15 | | | | | | | |
| SUBTS 000323 MC | 42/19 | 43/02 | 43/21 | 43/40 | 43/59 | 44/18 | 44/37 | | |
| | 44/56 | 45/15 | 45/34 | 45/53 | 46/12 | 46/31 | 46/50 | | |
| | 47/09 | 47/28 | 47/47 | | | | | | |
| | 97/21 | 97/40 | 97/44 | | | | | | |
| SV.3 005410 | 97/21 | 97/40 | 97/44 | | | | | | |
| SWPTS 000435 MC | 52/23 | 52/35 | 52/43 | 52/51 | 52/59 | 53/07 | 53/15 | | |
| | 53/23 | 53/31 | 53/39 | 53/47 | 53/55 | 54/03 | 54/11 | | |
| | 54/19 | 54/27 | 54/35 | | | | | | |
| | 75/39 | 84/23 | | | | | | | |
| SXTOR 004567 | 5/01 | 101/12 | 101/15 | 114/32 | 114/35 | 119/08 | | | |
| TESTK 000126 | 86/04 | 86/10 | | | | | | | |
| TP00R 004636 | 86/04 | 86/10 | | | | | | | |
| TP01R 004651 | 86/30 | 86/36 | | | | | | | |
| TP02R 004662 | 86/41 | 86/47 | | | | | | | |
| TP03R 004673 | 86/52 | 86/58 | | | | | | | |
| TP04R 004704 | 87/03 | 87/09 | | | | | | | |
| TP05R 004720 | 87/19 | 87/26 | | | | | | | |
| TPACT 000531 MC | 86/17 | 86/29 | 86/40 | 86/51 | 87/02 | | | | |
| TPAUR 000061 | 4/08 | 86/35 | 86/31 | 86/42 | 86/53 | 87/04 | 87/18 | | |
| TPLOC 000060 | 4/07 | 86/11 | | | | | | | |
| TP.00 004630 | 86/04 | | | | | | | | |
| TP.01 004643 | 86/30 | | | | | | | | |
| TP.02 004654 | 86/41 | | | | | | | | |
| TP.03 004665 | 86/52 | | | | | | | | |

0126 MNLGC

| | | | | | | | | | |
|--------------|-------|-------|-------|-------|--|--|--|--|--|
| TP.04 004676 | 87/03 | | | | | | | | |
| TP.05 004707 | 87/17 | | | | | | | | |
| XCKRE 004363 | 80/28 | 80/32 | 80/38 | 80/41 | | | | | |
| XDIV 004543 | 81/31 | 82/25 | 84/01 | | | | | | |
| XDIV1 004550 | 84/06 | 84/11 | | | | | | | |
| XHCOM 004621 | 85/12 | 85/19 | | | | | | | |
| XHDIV 004614 | 75/43 | 82/04 | 84/33 | 85/14 | | | | | |
| XHMUL 004602 | 5/17 | 75/40 | 82/08 | 85/03 | | | | | |
| XHRET 004625 | 85/03 | 85/14 | 85/22 | 85/23 | | | | | |
| XMUL 004527 | 81/09 | 82/41 | 83/24 | 83/30 | | | | | |
| XMUL1 004537 | 83/32 | 84/12 | | | | | | | |
| XUAC 004576 | 84/26 | 84/30 | | | | | | | |
| XDMO 004600 | 84/28 | 84/32 | | | | | | | |
| XUMU 004577 | 84/27 | 84/31 | | | | | | | |