

CGP-100/200 Graphics Processor Conversion Module

Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are confidential and proprietary information of Computervision Corporation and shall not be divulged to any third party without the prior written consent of Computervision Corporation.
Reproduction in whole or in part is forbidden.

Table of Contents

12 Slot Backplane (Revision C)

DS21E1026 (2 sheets)

Paddleboards (Revision B)

DS21E292 (1 sheet)

DS21E287 (1 sheet)

128/32K A/B Port Memory Unit (Revision E)

DS21E252 (16 sheets)

VGU Adaptor Board (Revision A)

BS23E027 (1 sheets)

12 Slot Backplane

	<u>Sheet No.</u>
Signal Map	1
Connectors	1
Schematic	2

SLOTS 8-12 SLOTS 4-7 SLOTS 3 SLOTS 2 SLOTS 1

SIGNAL	PIN	PIN	SIGNAL	PIN	PIN	SIGNAL	PIN	PIN	SIGNAL	PIN	PIN	SIGNAL	PIN	PIN	SIGNAL	PIN	PIN	SIGNAL	PIN	PIN						
DATA/A	99	100	DATA/A	99	100	DATA/A	99	100	DATA/A	99	100	DATA/A	99	100	DATA/A	99	100	DATA/A	99	100	DATA/A	99	100			
DATA/B	97	98	DATA/B	97	98	DATA/B	97	98	DATA/B	97	98	DATA/B	97	98	DATA/B	97	98	DATA/B	97	98	DATA/B	97	98	DATA/B	97	98
DATA/C	95	96	DATA/C	95	96	DATA/C	95	96	DATA/C	95	96	DATA/C	95	96	DATA/C	95	96	DATA/C	95	96	DATA/C	95	96	DATA/C	95	96
DATA/D	93	94	DATA/D	93	94	DATA/D	93	94	DATA/D	93	94	DATA/D	93	94	DATA/D	93	94	DATA/D	93	94	DATA/D	93	94	DATA/D	93	94
DATA/E	91	92	DATA/E	91	92	DATA/E	91	92	DATA/E	91	92	DATA/E	91	92	DATA/E	91	92	DATA/E	91	92	DATA/E	91	92	DATA/E	91	92
DATA/F	89	90	DATA/F	89	90	DATA/F	89	90	DATA/F	89	90	DATA/F	89	90	DATA/F	89	90	DATA/F	89	90	DATA/F	89	90	DATA/F	89	90
DATA/G	87	88	DATA/G	87	88	DATA/G	87	88	DATA/G	87	88	DATA/G	87	88	DATA/G	87	88	DATA/G	87	88	DATA/G	87	88	DATA/G	87	88
DATA/H	85	86	DATA/H	85	86	DATA/H	85	86	DATA/H	85	86	DATA/H	85	86	DATA/H	85	86	DATA/H	85	86	DATA/H	85	86	DATA/H	85	86
DATA/I	83	84	DATA/I	83	84	DATA/I	83	84	DATA/I	83	84	DATA/I	83	84	DATA/I	83	84	DATA/I	83	84	DATA/I	83	84	DATA/I	83	84
DATA/J	81	82	DATA/J	81	82	DATA/J	81	82	DATA/J	81	82	DATA/J	81	82	DATA/J	81	82	DATA/J	81	82	DATA/J	81	82	DATA/J	81	82
DATA/K	79	80	DATA/K	79	80	DATA/K	79	80	DATA/K	79	80	DATA/K	79	80	DATA/K	79	80	DATA/K	79	80	DATA/K	79	80	DATA/K	79	80
DATA/L	77	78	DATA/L	77	78	DATA/L	77	78	DATA/L	77	78	DATA/L	77	78	DATA/L	77	78	DATA/L	77	78	DATA/L	77	78	DATA/L	77	78
DATA/M	75	76	DATA/M	75	76	DATA/M	75	76	DATA/M	75	76	DATA/M	75	76	DATA/M	75	76	DATA/M	75	76	DATA/M	75	76	DATA/M	75	76
DATA/N	73	74	DATA/N	73	74	DATA/N	73	74	DATA/N	73	74	DATA/N	73	74	DATA/N	73	74	DATA/N	73	74	DATA/N	73	74	DATA/N	73	74
DATA/O	71	72	DATA/O	71	72	DATA/O	71	72	DATA/O	71	72	DATA/O	71	72	DATA/O	71	72	DATA/O	71	72	DATA/O	71	72	DATA/O	71	72
DATA/P	69	70	DATA/P	69	70	DATA/P	69	70	DATA/P	69	70	DATA/P	69	70	DATA/P	69	70	DATA/P	69	70	DATA/P	69	70	DATA/P	69	70
DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68	DATA/Q	67	68
DATA/R	65	66	DATA/R	65	66	DATA/R	65	66	DATA/R	65	66	DATA/R	65	66	DATA/R	65	66	DATA/R	65	66	DATA/R	65	66	DATA/R	65	66
DATA/S	63	64	DATA/S	63	64	DATA/S	63	64	DATA/S	63	64	DATA/S	63	64	DATA/S	63	64	DATA/S	63	64	DATA/S	63	64	DATA/S	63	64
DATA/T	61	62	DATA/T	61	62	DATA/T	61	62	DATA/T	61	62	DATA/T	61	62	DATA/T	61	62	DATA/T	61	62	DATA/T	61	62	DATA/T	61	62
DATA/U	59	60	DATA/U	59	60	DATA/U	59	60	DATA/U	59	60	DATA/U	59	60	DATA/U	59	60	DATA/U	59	60	DATA/U	59	60	DATA/U	59	60
DATA/V	57	58	DATA/V	57	58	DATA/V	57	58	DATA/V	57	58	DATA/V	57	58	DATA/V	57	58	DATA/V	57	58	DATA/V	57	58	DATA/V	57	58
DATA/W	55	56	DATA/W	55	56	DATA/W	55	56	DATA/W	55	56	DATA/W	55	56	DATA/W	55	56	DATA/W	55	56	DATA/W	55	56	DATA/W	55	56
DATA/X	53	54	DATA/X	53	54	DATA/X	53	54	DATA/X	53	54	DATA/X	53	54	DATA/X	53	54	DATA/X	53	54	DATA/X	53	54	DATA/X	53	54
DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52	DATA/Y	51	52
DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50	DATA/Z	49	50
DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48	DATA/AA	47	48
DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46	DATA/AB	45	46
DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44	DATA/AC	43	44
DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42	DATA/AD	41	42
DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40	DATA/AE	39	40
DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38	DATA/AF	37	38
DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36	DATA/AG	35	36
DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34	DATA/AH	33	34
DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32	DATA/AI	31	32
DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30	DATA/AJ	29	30
DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28	DATA/AK	27	28
DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26	DATA/AL	25	26
DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24	DATA/AM	23	24
DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22	DATA/AN	21	22
DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20	DATA/AO	19	20
DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18	DATA/AP	17	18
DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16	DATA/AQ	15	16
DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14	DATA/AR	13	14
DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12	DATA/AS	11	12
DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10	DATA/AT	9	10
DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8	DATA/AU	7	8
DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6	DATA/AV	5	6
DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4	DATA/AV	3	4
DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2	DATA/AV	1	2

NOTE 1: SLOTS 8,9,10,11, AND 12 HAVE PROVISIONS FOR EITHER VGU OR IOS INTERFACES. BOTH USE THE CORRESPONDING 26 PIN CONNECTORS J27,J30,J33,J36, AND J39. CONNECTORS J28, J29,J31,J32,J34,J35,J37,J38,J40, AND J41 ARE USED WITH VGU INTERFACES ONLY.

NOTE 2: INTERRUPT PRIORITY PASSING CONNECTIONS FROM A95 TO A96 OF SLOT: 1 2 3 4 5 6 7 8 9 10 11 12

NOTE 3: DATA CHANNEL PRIORITY PASSING CONNECTIONS FROM A93 TO A94 OF SLOT: 1 2 3 4 5 6 7 8 9 10 11 12

J28,J31,J34,J37,J40 (VGU ONLY)

1	OUTVID(-)	853
2	OUTVID(+)	851

J29,J32,J35,J38,J41 (VGU ONLY)


1	INVID(-)	854
2	INVID(+)	852

HIGH POWER CONNECTOR J26

GND (+5VOLTS RETURN)	2	1	(+5VOLTS OUTPUT)	+5
----------------------	---	---	------------------	----

LOW POWER CONNECTOR J26

	2	1	(+5V OUT SEN)	+5V
	4	2	(+5V RET SEN)	GND
+12V (+12V OUTPUT)	6	5	(+12V OUT SEN)	+12V
GND (-12V RETURN)	8	7		



NOTE:
ALL RESISTORS AND ICs USED WITH
EXPANSION CONFIGURATION ONLY.

DS21E1026
C

MB12.SCH.PAG2




THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES			
		DECIMAL			
		XX .XX .01			
		XXX .XX .005			
		XXXX .XX .0010			
		FRACTIONAL = 1/64			
		ANGULAR = .100			
MATERIAL		DRN SURF/DRYANT		8-10	
FINISH		CHK		BYM	
		ENGR N TIDD		6-10	
PART NUMBER		NEXT ASSEMBLY		QTY	
DA21E1024 1					
COMPUTERVISION CORP.		SCALE		DWG NO.	
100 BURLINGTON ROAD ROUTE 67		UNIT		SHT 2 OF 2 SHTS	
BEDFORD, MASS. 01730		REMOVE ALL BURNERS AND SHAFT ENDS			

- J43A 45 SELB/L → JA 82
- J43A 43 SELD/L → JA 80
- J43A 41 DSO/L → JA 72
- J43A 39 DS1/L → JA 68
- J43A 37 DS2/L → JA 66
- J43A 31 DS3/L → JA 46
- J43A 33 DS4/L → JA 62
- J43A 35 DS5/L → JA 64

- J43A 1 DAVLX/L → J8A- 86
- J43A 2 LDPO/L → J12A- 93




Paddleboards

- A Schematic
- B Schematic



NOTE 1 JUMPER P1-1 TO P2-1 AND JUMPER P1-2 TO P2-2 WHEN CONNECTING THE I/O BUS DRIVER-A BD TO AN UNUSED SLOT.

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL	
MATERIAL		JX .01	
		JXX .005	
		FRACTIONAL .0005	
		ANGULAR .100	
FINISH		DRN STURDEVANT	8-78
		ENGR	1/2/78
		PROJ	1/2/78
PART NUMBER	DT21E191	QTY	1
COMPUTERVISION CORP.		SCALE	
300 BURLINGTON ROAD ROUTE 66		DWG NO. DS21E292	
BEDFORD, MASS. 01730		UNIT SHT 1 OF 1 SHTS	



THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .01 XXX .005 XXXX .0025 FRACTIONAL--1/64 ANGULAR--.500			
MATERIAL		DRN	STURDEVANT	8-78	BYN
FINISH		CHK	REVISION	DESCRIPTION	CHK APPD DATE
		ENGR			
		PROJ			
PART NUMBER	DT21E196	QTY	1	TITLE I/O BUS DRIVER-B SCHEMATIC	
COMPUTERVISION CORP. 381 BURLINGTON ROAD ROUTE 62 BEDFORD, MASS. 01730		SCALE		DWG NO.	DS21E287
REMOVE ALL BURS AND SHARP EDGES		UNIT WT.		SHT 1 OF 1 SHTS	

128/32K A/B-Port Memory Unit

	<u>Sheet No.</u>
Address Selection	1
Jumper Configuration	1
Memory Prioritizing	2
Refresh and Timing Logic	2
Data In Multiplexer	3
Data Out Latch	3
Parity Logic	3
Bus Control Logic	4
Bus Logic	5
Memory Address Logic	5
A-Port/B-Port Select Logic	6
Address Multiplexer Logic	6
Refresh Counter Logic	6
Row Address Strobe Clock	6
I/O Logic	7
Memory Row A	8
Memory Row B	9
Memory Row C	10
Memory Row D	11
Memory Row E	12
Memory Row F	13
Memory Row G	14
Memory Row H	15
B-Port Connectors	16

DA21E250-X CONFIGURATION TABLE

	SINGLE PORT	DUAL PORT, DISTRIBUTED MODE	DUAL PORT, GPU MODE	SINGLE PORT 32K
POPULATED WITH 4K RAMS (MK 4027-3)	USE CONFIGURATION BLOCKS A,A1,B	USE CONFIGURATION BLOCKS A,A1,C,D,E	USE CONFIGURATION BLOCKS A,C,D,E	
POPULATED WITH 16K RAMS (MK 4118-3)	DA21E250-02 USE CONFIGURATION BLOCKS B,F	DA21E250-01 USE CONFIGURATION BLOCKS D,E,F,G	DA21E250-01 USE CONFIGURATION BLOCKS E,F,H	DA21E250-03 USE CONFIGURATION BLOCKS A1,I

CONFIGURATION BLOCK A) 32K HARDWARE CONFIGURATION (USING 4K RAMS)

- 1) REMOVE R22
- 2) ADJUST POT R31 SUCH THAT TP HAS A 29 μ S REP RATE
- 3) INSERT JUMPERS: JP9-2, JP11-2, JP13-2
- 4) POPULATE MEMORY ARRAY WITH MK4027-3 MEMORY CHIPS

CONFIGURATION BLOCK A1) APORT 32K ADDRESSING CHART

*APORT FIELD	AMC0	AMC1	AMC2	AMC3	**CLOSED CONTACTS ON SWITCH PACK IV
0	H	H	H	H	8
1	H	H	H	L	7,8
2	H	H	L	H	6,8
3	H	H	L	L	6,7,8
4	H	L	H	H	5,8
5	H	L	H	L	5,7,8
6	H	L	L	H	5,6,8
7	H	L	L	L	5,6,7,8
8	L	H	H	H	4,8
9	L	H	H	L	4,7,8
10	L	H	L	H	4,6,8
11	L	H	L	L	4,6,7,8
12	L	L	H	H	4,5,8
13	L	L	H	L	4,5,7,8
14	L	L	L	H	4,5,6,8
15	L	L	L	L	4,5,6,7,8

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK IV OPEN

CONFIGURATION BLOCK B) SINGLEPORT CONFIGURATION

- 1) DEPOPULATE PC BOARD AS PER BM21E250-02
- 2) ADD JUMPERS JP3, JP5, JP7

CONFIGURATION BLOCK C) BPORT 32K MEMORY ROW SELECT

- 1) INSERT JUMPERS: JP10-2, JP12-2, JP14-2

CONFIGURATION BLOCK D) BPORT 32K ADDRESSING AND I/O DEVICE CODE CHART

*BPORT FIELD OR I/O DEVICE CODE	BMC0 OR BDS0	BMC1 OR BDS1	BMC2 OR BDS2	BMC3 OR BDS3	**CLOSED CONTACTS ON SWITCH PACK 12S
0	H	H	H	H	6
1	H	H	H	L	4,6
2	H	H	L	H	3,6
3	H	H	L	L	3,4,6
4	H	L	H	H	2,6
5	H	L	H	L	2,4,6
6	H	L	L	H	2,3,6
7	H	L	L	L	2,3,4,6
8	L	H	H	H	1,6
9	L	H	H	L	1,4,6
10	L	H	L	H	1,3,6
11	L	H	L	L	1,3,4,6
12	L	L	H	H	1,2,6
13	L	L	H	L	1,2,4,6
14	L	L	L	H	1,2,3,6
15	L	L	L	L	1,2,3,4,6

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN

CONFIGURATION BLOCK E) LAST BOARD IN DAISY CHAIN

THE LAST DUAL PORT MEMORY BOARD IN A DAISY CHAIN MUST TERMINATE BPORT BUS SIGNALS. THE LAST DUAL PORT MEMORY IN A DAISY CHAIN ONLY MUST HAVE THE FOLLOWING RESISTORS: RP6,RP7,RP8, RP12, RES PACK 12F

CONFIGURATION BLOCK F) 128K HARDWARE CONFIGURATION/APORT 128K ADDRESSING M

- 1) R20 AND R22 INSERTED
- 2) INSERT JIMPER JP4
- 3) ADJUST POT R31 SUCH THAT TP HAS A 14.5 μ S REP RATE
- 4) INSERT JUMPERS JP9, JP11, JP13
- 5) POPULATE MEMORY ARRAY WITH MK4118-3 MEMORY CHIPS
- 6) APORT 128K ADDRESSING CHART

*APORT FIELD NO.	AMC0	AMC1	AMC2	AMC3	**CLOSED CONTACTS ON SWITCH PACK IV
0,1,2,3	H	H	H	H	
4,5,6,7	H	H	H	L	5
8,9,10,11	H	H	H	L	4
12,13,14,15	H	H	H	L	4,5
16,17,18,19	H	H	L	H	3
20,21,22,23	H	H	L	L	3,5
24,25,26,27	H	H	L	L	3,4
28,29,30,31	H	H	L	L	3,4,5
32,33,34,35	H	L	H	H	2
36,37,38,39	H	L	H	L	2,5
40,41,42,43	H	L	H	L	2,4
44,45,46,47	H	L	H	L	2,4,5
48,49,50,51	H	L	L	H	2,3
52,53,54,55	H	L	L	H	2,3,5
56,57,58,59	H	L	L	L	2,3,4
60,61,62,63	H	L	L	L	2,3,4,5
64,65,66,67	L	H	H	H	1
68,69,70,71	L	H	H	L	1,5
72,73,74,75	L	H	H	L	1,4
76,77,78,79	L	H	H	L	1,4,5
80,81,82,83	L	H	L	H	1,3
84,85,86,87	L	H	L	H	1,3,5
88,89,90,91	L	H	L	L	1,3,4
92,93,94,95	L	H	L	L	1,3,4,5
96,97,98,99	L	L	H	H	1,2
100,101,102,103	L	L	H	L	1,2,5
104,105,106,107	L	L	H	L	1,2,4
108,109,110,111	L	L	H	L	1,2,4,5
112,113,114,115	L	L	L	H	1,2,3
116,117,118,119	L	L	L	H	1,2,3,5
120,121,122,123	L	L	L	L	1,2,3,4
124,125,126,127	L	L	L	L	1,2,3,4,5

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY (TO EXPAND BEYOND 15 FIELDS, 10 2X AND 2V, SHT.7, MUST BE ADDED)
- ** ALL OTHER SWITCH CONTACTS ON SWITCH IV ARE OPEN

CONFIGURATION BLOCK G) 128K APORT/32K BPORT COMMON MEMORY

WITH JUMPERS JP10, JP12, JP14, INSERTED

BMC2	BMC3	COMMON SEGMENT OF APORT 128K MEMORY
H	H	1ST 32K
H	L	2ND 32K
L	H	3RD 32K
L	L	4TH 32K

- 2) TO FORCE COMMON APORT/BPORT MEMORY INDEPENDENT OF BMC2 AND BMC3

BMC2	BMC3	COMMON SEGMENT OF APORT 128K MEMORY	JUMPERS INSERTED
X	X	1ST 32K	JP10, JP15, JP16
X	X	2ND 32K	JP10, JP16
X	X	3RD 32K	JP10, JP15
X	X	4TH 32K	JP10

WHERE X = DONT CARE

CONFIGURATION BLOCK H) BPORT 128K ADDRESSING CONFIGURATION

- 1) INSERT JUMPERS JP10, JP12, JP14
- 2) BPORT 128K ADDRESSING CHART

BPORT FIELD NO.	BMAD0	BMAD1	BMAD2	BMCO	BMC1	**CLOSED CONTACTS ON SWITCH PACKS	
						9C	12S
0,1,2,3	H	H	H	H	H		8
4,5,6,7	H	H	H	H	L		2,8
8,9,10,11	H	H	H	L	H		1,8
12,13,14,15	H	H	H	L	L		1,2,8
16,17,18,19	H	H	L	H	H	7	8
20,21,22,23	H	H	L	H	L	7	2,8
24,25,26,27	H	H	L	L	H	7	1,8
28,29,30,31	H	H	L	L	L	7	1,2,8
32,33,34,35	H	L	H	H	H	6	8
36,37,38,39	H	L	H	H	L	6	2,8
40,41,42,43	H	L	H	L	H	6	1,8
44,45,46,47	H	L	H	L	L	6	1,2,8
48,49,50,51	H	L	L	H	H	6,7	8
52,53,54,55	H	L	L	H	L	6,7	2,8
56,57,58,59	H	L	L	L	H	6,7	1,8
60,61,62,63	H	L	L	L	L	6,7	1,2,8
64,65,66,67	L	H	H	H	H	5	8
68,69,70,71	L	H	H	H	L	5	2,8
72,73,74,75	L	H	H	L	H	5	1,8
76,77,78,79	L	H	H	L	L	5	1,2,8
80,81,82,83	L	H	L	H	H	5,7	8
84,85,86,87	L	H	L	H	L	5,7	2,8
88,89,90,91	L	H	L	L	H	5,7	1,8
92,93,94,95	L	H	L	L	L	5,7	1,2,8
96,97,98,99	L	L	H	H	H	5,6	8
100,101,102,103	L	L	H	H	L	5,6	2,8
104,105,106,107	L	L	H	L	H	5,6	1,8
108,109,110,111	L	L	H	L	L	5,6	1,2,8
112,113,114,115	L	L	L	H	H	5,6,7	8
116,117,118,119	L	L	L	H	L	5,6,7	2,8
120,121,122,123	L	L	L	L	H	5,6,7	1,8
124,125,126,127	L	L	L	L	L	5,6,7	1,2,8

- EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN (9C-2 MAY BE CLOSED TO DISABLE APORT)

CONFIGURATION BLOCK I) 32K SINGLE PORT CONFIGURATION (USING 16K RAMS)

- 1) DEPOPULATE BOARDS AS PER ASSEMBLY DA21E250-03

MISCELLANEOUS JUMPERS

- 1) FOR LDMA STARTING APORT MEMORY CYCLE INSERT JP-2
- 2) FOR MEMREAD STARTING APORT MEMORY CYCLE INSERT JP-1
- 3) FOR GPU MODE REQUIRING DISABLED APORT, CLOSE SWITCH 9C-2
- 4) APORT MUC/NON MUC OPERATION

JUMPER PLUG 4D	
MUC OPERATION	1-16 2-15 3-14 4-13
NON MUC OPERATION	5-12 6-11 7-10 8-9


- 5) APORT I/O DEVICE CODE

- 1) STANDARD 24₈, INSERT JP8 FOR 25₈

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL	
MATERIAL		XX .01 XXX .005 FRACTIONAL--1/64 ANGULAR--300	
DATE		DRI & HOBBS	
DRAWN		CHK	
PART NUMBER		DA21E250	
NEXT ASSEMBLY		1	
QTY		1	
SIGNATURE		DATE	
SCALE		DWG NO.	
REMOVE ALL BUBBLES AND MARK		UNIT	
E ECO 3423		SHT 1 OF 16 SHTS	
D ECO 33.8		128/32K MEMORY	
TITLE		BPORT SCH. 3 AGRAM	
REVISION DESCRIPTION		DATE	
COMPUTERVISION CORP.		BEDFORD, MASS. 01730	

DS21E252


E



*** NOTE**
 COMPONENTS WHICH MAY BE REMOVED FOR
 SINGLE PORT OPERATION.

MEMORY PRIORITIZING, REFRESH AND TIMING LOGIC

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XXX = .01 XXX = .005 FRACTIONAL = 1/32 ANGULAR = 100	
MATERIAL		OWN	NO. 8088
FINISH		CHK	
PART NUMBER	DA21E250	ENGR	
NEXT ASSEMBLY		PROJ	
QTY	1	MFR	
COMPUTERVISION CORP. 501 BURLINGTON ROAD BEDFORD, MASS. 01730		SIGNATURE	DATE
		UNIT WT.	
		SEE SHT. 1	
		REVISION DESCR. P.T-CHK	
		128/32K MEMORY	
		A/B PORT SCH DIA	
		DS21E252	
		SHT 2 OF 1 SHTS	




DS21E252
E

*NOTE:
COMPONENTS WHICH MAY BE REMOVED
FOR SINGLE PORT OPERATION.

DATA IN MUX. DATA OUT LATCH. PARITY LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DIMENSIONAL XX .01 XXX .005 XXX .0025 FRACTIONAL = 1/64 ANGULAR = .100	
MATERIAL		DRN 8 H0888	SEE SHT. 1
FINISH		ENR	REV
PART NUMBER	DA21E250	PROJ	TITLE 128/32K MEMORY A/B PORT SCH DIA
COMPUTERVISION CORP.		SCALE	DWG NO. DS21E252
305 BURLINGTON ROAD ROUTE 62 BEDFORD, MASS. 01730		SIGNATURE	DATE
		REMOVE ALL SUPPLIES AND SHARP EDGES	UNIT WT.
			SHT 3 OF 16 SHTS



STANDARD JUMPERS (FOR OTHER CONFIGS. SEE SHT. 1)

128K MEM . GPU JP9, JP10, JP11, JP12, JP13, JP14
 128K MEM . DIST MODE - JP9, JP10, JP11, JP13, JP15, JP18

ADDR MUX CONTROL	
A	B
L	L
H	L
L	H
H	H




2X AND 2Y TO BE ADDED FOR FUTURE EXPANSION

* COMPONENTS WHICH MAY BE REMOVED FOR SINGLE PORT OPERATION.

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES UNLESS SPECIFIED	
MATERIAL		XX .01 XXX .006 FRACTIONAL .001 ANGULAR .100	
FINISH		DRN 8 NO.88	
PART NUMBER		DA21E250	
NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. 301 BURLINGTON ROAD BEDFORD, MASS. 01730		SEE SHT. 1	
REVISION DESCRIPTION		DATE	
TITLE		NO.	
DA21E250		1	
PROJECT		NO.	
MFG		NO.	
SIGNATURE		DATE	
REMOVE ALL DIMS AND SHAP EDGES		SHT 8 OF 16 SHTS	


APORT/BPORT SELECT, ADDR MUX, REFRESH CNTR, RAS CLOCK



* COMPONENTS WHICH MAY BE REMOVED FOR SINGLE PORT OPERATION.

I/O LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES UNLESS SPECIFIED	
MATERIAL		XX	±0.25
		XXX	±0.008
		XXXX	±0.0010
		FRACTIONAL	±1/64
		ANGULAR	±.100
FINISH		DWG. & NO. OF	
		CHK	
		ENGR	
		PROJ	
PART NUMBER	DA21E250	QTY	1
COMPUTERVISION CORP.		SIGNATURE DATE	
201 BURLINGTON ROAD ROUTE 88		REMOVE ALL DIMS AND SHARP EDGES	
BEDFORD, MASS. 01730		UNIT	
SEE SHT. 1			DWG. NO. DS21E252
TITLE 128/32K MEMOR A/B PORT SCHEM. DIAGRAM			SHT 7 OF 16 SHTS



MEMORY CHIPS 3S THRU 3AA
AND 3F THRU 3M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

COMPUTERVISION CORP.				MEMORY ROW A			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES UNLESS OTHERWISE SPECIFIED			
MATERIAL				XX ±.01 XXX ±.005 XXXX ±.0010 FRACTIONAL ±.004 ANGULAR ±.100			
FINISH				DRN 8 HOBBS			
PART NUMBER				SEE SHT. 1			
NEXT ASSEMBLY				CHK REVISION DESCRIPTION			
QTY				ENGR			
SIGNATURE DATE				TITLE 128/32K MEMORY A/B PORT SCHEM. DIAGRAM			
REMOVE ALL BURRS AND SHARP EDGES				UNIT NO. DS21E252			
BEDFORD, MASS. 01730				SHT 8 OF 16 SHTS			




MEMORY CHIPS 4S THRU 4A
AND 4F THRU 4M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

MEMORY ROW B

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .XX XXX .XXX XXXX .XXXX FRACTIONAL ANGLES UNLESS OTHERWISE SPECIFIED			
MATERIAL		DWG NO.	DATE	BY	CHK
FORM		DA21E250	1	SEE SHT. 1	
PART NUMBER	NEXT ASSEMBLY	QTY		TITLE	REV. DESCRIPTION
				A/B PORT SCHEM. DIAGRAM	REV. APPD. DATE
COMPUTERVISION CORP. ONE BURLINGTON ROAD ROUTE 02 BEDFORD, MASS. 01730			SIGNATURE	DATE	SCALE
			DRW. NO.	DS21E252	
			UNIT	SHT 9 OF 16 SHTS	




MEMORY CHIPS 5S THRU 5AA
AND 5F THRU 5M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

MEMORY ROW C


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .01 XXX .005 XXXX .0010 FRACTIONAL **1/64 ANGLES **90					
MATERIAL							
FINISH							
PART NUMBER	DA21E250	QTY	1				
COMPUTERVISION CORP. 303 BURLINGTON ROAD ROUTE 62 BEDFORD, MASS. 01730				DATE		DWG NO.	DS21E252
				SIGNATURE		UNIT WT.	
				REMOVE ALL BUBBLES AND SHARP EDGES		SHT 10 OF 16 SHTS	



MEMORY CHIPS 6S THRU 6AA
AND 6F THRU 6M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

COMPUTERVISION CORP.				MEMORY ROW D			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES DIMEN. ±0.1 HOLE ±0.05 FRACTIONAL ±0.0010 ANGULAR ±1.00			
MATERIAL				FINISH			
PART NUMBER				DA21E250			
NEXT ASSEMBLY				QTY			
SIGNATURE				DATE			
SCALE				DWD NO.			
REMOVE ALL BURRS AND SHARP EDGES				UNIT WT.			
SEE SHT. 1				REVISION DESCRIPTION			
TITLE				128/32K MEMORY A/B PORT SCHEM. DIAGRAM			
COMPUTERVISION CORP.				DS21E252			
201 BURLINGTON ROAD, BEDFORD, MASS. 01730				SHT 11 OF 16 SHTS			




MEMORY CHIPS 7S THRU 7AA
AND 7F THRU 7M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

MEMORY ROW E

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL .XX .01 .XXX .005 .XXXX .0010 FRACTIONAL 1/32 ANGULAR .100	
MATERIAL		DRN	S HOBBS
FINISH		CHK	
		ENGR	
		PROJ	
PART NUMBER	DA21E250	QTY	1
COMPUTERVISION CORP.		SCALE	DWG NO.
301 BURLINGTON ROAD ROUTE 62		SIGNATURE	DATE
BEDFORD, MASS. 01730		REMOVE ALL BURRS AND SHARP EDGES	UNIT WT.
		SEE SHT. 1	
		REVISION DESCRIPTION	
		TITLE	
		128/32K MEMORY A/B PORT SCH DIA	
		DS21E252	
		SHT 12 OF 16 SHTS	




MEMORY CHIPS 8S THRU 8AA
AND 8F THRU 8M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

MEMORY ROW F

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVERSION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVERSION CORPORATION		TOLERANCES DECIMAL .XX ±.01 .XXX ±.008 .XXXX ±.0010 FRACTIONAL ±.0004 ANGULAR ±.000		
MATERIAL		DRN	8 HOBBS	BYM
FINISH		ENR		REVISION DESCRIPTION
		PROJ		DATE
		PART NUMBER	DA21E250	1
		NEXT ASSEMBLY		QTY
COMPUTERVERSION CORP. 201 BURLINGTON ST. ROUTE 62 BEDFORD, MASS. 01730		SIGNATURE DATE REMOVE ALL DIMS AND SHARP EDGES		DWG NO. DS21E252 UNIT SHT 13 OF 16 SHTS



MEMORY CHIPS 9S THRU 9AA
AND 9F THRU 9M MAY BE
EITHER ALL 4027-3 OR
4116-3 PARTS

DS21E252
E

TOLERANCES				MEMORY ROW G			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				SEE SHT. 1			
MATERIAL				TITLE			
FINISH				PART NUMBER			
DA21E250				QTY			
COMPUTERVISION CORP.				SIGNATURE DATE			
128/32K MEMORY				DWG NO.			
A/B PORT. SCH'DIA.				UNIT			
BEDFORD, MASS. 01730				SHT 14 OF 16 SHTS			

B PORT CONNECTORS

CONN C

1	BINTR	2
3		4
5	BPORTACT	6
7		8
9		10
11	BIORST	12
13	BCLR	14
15	BIOPLS	16
17		18
19	BDS 3	20
21	BDS 2	22
23	BDS 1	24
25	BDS 0	26
27		28
29		30
31	BRQENB	32
33		34
35	BDATA 10	36
37	BDATA 1	38
39	BDATA 4	40
41	BDATA 5	42
43	BDATA 6	44
45	BDATA 7	46
47	FREE	48
49		50
	BINTPOUT	

CONN E

1		B MEM RD	2
3	B MEM RD		4
5	B MEMWRT	B MEMWRT	6
7		B LDMAR	8
9	B LDMAR		10
11	B MEM BUS 15		12
13	B MEM BUS 14		14
15	B MEM BUS 13		16
17	B MEM BUS 12		18
19	B MEM BUS 11		20
21	B MEM BUS 10		22
23	B MEM BUS 9		24
25	B MEM BUS 8		26
27	B MEM BUS 7		28
29	B MEM BUS 6		30
31	B MEM BUS 5		32
33	B MEM BUS 4		34
35	B MEM BUS 3		36
37	B MEM BUS 2	BWAD2	38
39	B MEM BUS 1	BWAD1	40
41	B MEM BUS 0	RESET	42
43	BMC 3	BWAD0	44
45	BMC 2	BWCO	46
47	BMC 1	BPARER	48
49		B MEM BUSY	50

ALL UNUSED PINS GROUNDED

VOLTAGE FEEDS FOR CONNECTORS PA,PB	
+12 VOLTS	B46,A7,A8
-5 VOLTS	B81
-12 VOLTS	B71,B72
+5 VOLTS	A/B3,A/B4,A/B97,A/B98
GND	A/B1,A/B2,A/B99,A/B100

DS21E252


E

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .XX XXX .XXX XXXX .XXXX FRACTIONAL=1/64 ANGULAR=.100			
MATERIAL		DRN # NOSES	SEE SHT. 1	BYN	REVISION DESCRIPTION
FINISH		ENGR	TITLE	CHK	APPD DATE
PART NUMBER	DA21E250	PROJ	128/32K MEMORY		
NEXT ASSEMBLY		QTY	A/B PORT SCH DIA		
COMPUTERVISION CORP. 201 BURLINGTON ROAD ROUTE 12 BEDFORD, MASS. 01730		MFR	SCALE	DWG NO.	DS21E252
		SIGNATURE	DATE	UNIT	SHT 16 OF 16 SHTS
		REMOVE ALL BUBBLES AND SHARP EDGES			

VGU Adaptor Board

Schematic

BS23E027 A



PLUG ONTO
VGU
CARD EDGE
CONNECTOR

RECEIVES
C220,
IOS CABLE (C400)
EXTENSION

NOTES:

THIS BOARD IS REQUIRED ON ALL CGP'S WITH
BACKPLANE ARTWORK ET21E056 REV C OR
EARLIER. IT MAY BE USED WITH MORE
RECENT BACKPLANES IF DESIRED.

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES					
MATERIAL:				DECIMAL					
				.XX = ± .01					
FINISH:				.XXX = ± .005					
				.XXX = ± .0010					
PART NUMBER				FRACTIONAL = ± 1/64					
				ANGULAR = ± 1°00'					
L23X004				DRN T. Rivers	4/72	A	REL ECO 2932	4/72	1/2/78
AA23E025				CHK [Signature]	4/72	SYM	REVISION DESCRIPTION	APPD	DATE
COMPUTERVISION CORP.				ENGR [Signature]	4/21/78	TITLE SCHEMATIC DIAGRAM, ADAPTOR BOARD			
201 Burlington Road				PROJ [Signature]	4/72	SCALE NONE			
Bedford, Massachusetts 01730				MFG [Signature]	4/72	DWG NO. BS23E027			
				SIGNATURE	DATE	UNIT WT. #			
				REMOVE ALL BURRS AND SHARP EDGES		SHEET 1 OF 1 SHEETS			

REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

TITLE: _____

Order No.: _____

TECHNICAL or EDITORIAL ERRORS (include page number):

SUGGESTIONS FOR IMPROVEMENT:

FROM:
(Please print)

NAME: _____ DATE _____

TITLE: _____

COMPANY NAME _____

ADDRESS _____

CITY _____ STATE _____ ZIP _____

Please cut along this line