Customer Engineering Diagrams

CONTROL DATA® 160-A COMPUTER

Pub. No. 60014200
January, 1967
Printed in the United States of America

RECORD of REVISIONS

REVISION	NOTES
J	ECN 39 and corrections: Pages 1 through 21 affected.
K	ECN's 40 and 41: Pages 1, 2A, 2B and 16 affected.
L	Change Order 8936, Product Designation 160A-A44 (the 44th change). Pages
	16 and 20 revised.
Reprint	Title block and zoning change only. This printing does not obsolete pre-
(4-6-65)	vious editions.
M	Change Order 11004, new Product Designation 160-A45. Page 19 revised.
(8-19-65)	
N	Change Order 11276, new Product Designation 160-A46. Page 6 revised.
(9-2-65)	Misc. correction on page 19.
P	Field Change Order 12661, new Product Designation 160-A47. Page 16 and
(3-23-66)	20 revised.
R	Field Change Order 15337, new Product Designation 160-A48. Pages 16,
(1-26-67)	19 and 20 revised.

Pub. No. 60014200

Address comments concerning this manual to:

Control Data Corporation
Technical Publications Department
4201 North Lexington Avenue
St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

AA2493

CONTENTS

KEY TO LOGIC SYMBOLS

(STANDARD 1604 OR 3600 CARD TYPES)A

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA Corporation logic, two signals, a logical "0" and a logical "1", are the possible input or output conditions of a circuit. A circuit with an output of "1" is "up" and a circuit with an output of "0" is "down". Detailed descriptions of logic symbols and their associated building block circuit cards are contained in the Printed Circuit Manual (Pub. No. 60042900).

STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for CONTROL DATA equipment using 1604- or 3600-type cards are inverters, flip-flops, control delays, and capacitive and inductive delays.

Inverters

An inverter is a logic element which provides an output that is an inversion of its input. When more than one input is provided to an inverter, 1's take precedence over 0's and drive the output of the inverter to "0". Because any "1" input of several inputs drives the output to a "0", an inverter may be considered an inverting OR (or NOR) gate when more than one input is present.

Inverters are shown in the logic diagrams as rectangles (Figure 1). J001 and J002 are arbitrarily-assigned term numbers which designate these specific inverters. Note that the output of J002 is "0" if input A, or input B or input C is a "1".



Figure 1. Inverter Symbols

Acceptable conventions for showing multiple OR inputs are given in Figure 2.

Figure 2. OR Circuit Conventions

Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states - designated as Set and Clear - and is composed of two or more inverters. The logic symbols (Figure 3) are formed by the combination of inverter symbols. By convention, Set inputs and outputs are shown in the upper part of the symbol and Clear inputs and outputs are shown in the lower part of the symbol.



Figure 3. Flip-Flop Symbols

Figure 4 illustrates the interconnection of inverter symbols to form a flip-flop symbol. The term numbers assigned to each flip-flop are the term numbers of the internal inverters as seen by comparing the terms in Figure 3 with those in Figure 4. Notice that the Set output is the output of inverter K001, and the Clear output is the output of inverters K000 and K002.





Figure 4. Internal Inverter Connections for a Flip-Flop

AND Gate

An AND gate requires that all its inputs be 1's in order that its output be a "1". If one or more of the inputs to an AND gate are "0", the output is a "0". Figure 5 illustrates conventions for showing AND gates feeding an inverter.



Figure 5. AND Circuit Conventions

Control Delay

A control delay is a timing device consisting of an H term which receives the input and one or more V, Y, or N terms to provide the outputs. The H term is essentially a flip-flop with controlled feedback and occupies an entire printed circuit card. The output term(s) are inverter(s) located elsewhere on the logic chassis. The "1" outputs from a control delay are clocked pulses which are delayed one phase time from the "1" inputs. Clock inputs are not shown on the logic diagrams for any H, V, Y, or N terms; these terms, which control the start and duration of the delayed output pulses, may be found in the Equation Summary. Figure 6 illustrates two representative forms of the control delay symbol, with possible inputs and outputs labelled. Figure 7 shows the electrical connections for the two forms.



Figure 6. Control Delay Symbols



Figure 7. Electrical Connections for Control Delay

Control delays may have multiple inputs and/or multiple outputs. When a control delay has multiple output terms (i.e., more than one V, Y, or N term), each output term may have a separate conditioning input.

Capacitive Delays

A capacitive delay is used to delay the input to a logic element. Capacitive delays may be active or passive, depending upon whether or not transistors are used as part of the delaying circuit. Delay periods are checked by using a dual-trace scope connected to the input and output of the delay-producing element. The actual connection points for the scope probes will vary for different cards and should be determined by referring to the Printed Circuit Manual, Pub. No. 60042900 (Volume 2).



Figure 8. Active Capacitive Delays

Active delays may be recognized by the circuit letter always present as part of the card location. Pin numbers are also shown when external wiring is needed to connect the proper capacitance. In Figure 8, the pluggable delay uses this wiring to connect to capacitors on the same card. In the third example, this wiring connects to capacitors located on two separate capacitor cards.



Figure 9. Passive Capacitive Delays

All passive capacitive delays (Figure 9) are formed by wiring grounded capacitors, located on one or more capacitor cards, as an AND input to the affected logic element. For this reason, all passive delays show pin numbers to provide this external wiring data.

Figure 10. Adjustable Capacitive Delays

Capacitive delays may be adjustable or non-adjustable, depending on the card type and/or the external wiring connections on the card. When it is necessary to adjust the delay period in order to obtain specified circuit operation (usually done by varying a potentiometer in the RC network), a diagonal arrow is added to the delay symbol as shown in Figure 10.

Inductive Delays

An inductive delay is used to delay the input to a logic element or as a tapped delay line for timing of operations. The symbol for this delay is an elongated oval with a double vertical line just within the input end of the oval. When used as a tapped delay line, the inductive delay is terminated in its characteristic impedance. Inductive delays are identified in the same manner as capacitive delays (except for the vertical lines) unless they are used as delay lines. On multi-section cards where no identifying circuit letters are present, pin numbers are shown adjacent to the input and output arrows. Figure 11 shows both kinds of inductive delays.



Figure 11. Inductive Delays

Line Drivers/Receivers

Voltage levels used to represent 1's and 0's on cables are different from those used for internal logic. The level shift to and from internal logic is made by line drivers and line receivers. These cards may be considered as inverting the signal electrically, but not logically. The letters commonly associated with these cards are L & M (1604) and R & T (3000 Series). A 3000 Series Receiver may also be used to perform a logical inversion by swapping the twisted pair wires. This usage is indicated by a circle on the input side of the symbol. In Figure 12, 1's and 0's have been added to clarify the logic states - they are not part of the symbol.



Figure 12. Typical Line Driver/Receiver Symbols

NON-LOGIC CONVENTION

The use of the double vertical bar, as in Figure 12, denotes a shift in signal voltage level from that used in internal logic. The double bar appears on the input or output side of the symbol, depending on which side connects to the non-logic-level signal. No particular voltage level is implied by the double bar; only that it is non-logic.

JACK ASSIGNMENTS

Each numbered term in the logic diagrams contains a jack assignment showing the physical location of that hardware element, and the test point (circuit section) associated with it. For some card types, the test point letter is replaced by a pin number. For these cases, a card extender must be used in order to test that section of the card. Also, some symbols show no test point. This is because the entire card is used for one purpose (e.g. a single inverter, FF, or control delay). Figure 13 illustrates the inverter J001, with 2D12A representing its jack assignment.



*When most or all jack assignments are located on one chassis, the chassis numbers for that chassis are omitted.

Figure 13. Jack Assignment Scheme

CABLE IDENTIFICATION

Cable connections are represented by the MIL-STD-15 symbol and identified as to connector location and pins used, as shown in Figure 14.



Figure 14. Cable Connections


INITIAL MC
M900
M904
2B33C
J917
K908
2B27
K909
F
J010
2J11
IJ10
2B47A
L430
KC15
K
RUN RELAY
RUN
M901
2A12A
IJ08
U
J917
V902
K901
RUN
K900
B11
K901
K905
V901
J915
J211
J914
J270
I586
J032
(OUTPUT)
K321
J031
I586
K902
J914
J032
C24B
J101
RECIRC
K421
(INPUT)
K323
I586
F235
(75)
J762
J010
A21C
J102
RECIRC
H903
E71A
N903
IJ12-W
RESUME FROM EXTERNAL MEMORY
J004
J214
X913
I585
V903
J903
(LOAD)
V903
H000
B48
V000
A46B
J100
V531
(I/O READY)
H001
B47
A45A
D56
D52
V001
N011
N111
A45C
CLEAR A'
H002
B46
V002
B81B
N006
J201
S→P
D53B
N106
B27B
N320
EXTERNAL PROBE
J022
I597
E41B
N003
CLR F
J900
J200
J257
B82B
N005
CLEAR P
J910
J201
E17B
N104
F'→F
J909
J257
B80B
N105
CLEAR P
J910
J201
H003
B45
V003
N013
N113
D55
D51
A44A
TOGGLE A'
E18B
N004
I→F
J200
J916
H004
B44
V004
A44C
D54B
N015
J203
D50B
N115
J203
D49B
N215
J203
PROBE A'
H005
B43
V005
V105
A41B
A39A
E37B
N321
K230
(0)
I597
H006
B41
V006
A40B
C48B
N007
J202
C47B
N107
J202
C46B
N207
J202
I590
A'→A
H007
B40
V007
A39C
B85B
N002
J212
B84B
N102
J212
B83B
N202
J212
A'→S
E63C
I589
J005
I597
D59B
N001
J205
F538
D57B
N101
J205
F538
F531
J223
D60B
N000
CLEAR Z
J912
J912
F538
J213
J205
D58B
N100
J912
J912
F538
J213
J205
F531 (H.W)
J223 (C)
(PER)
J931
B04C
J935
(SAMPLE)
K523
W030
(INP. TO I)
STEP
M902
2A12B
IJ08
V
J917
V901
K905
STEP
K902
B10
K903
W000
V002
K901
K903
C45C
J100
H402
NEUTRAL
M903
2A12C
IJ08
W
NEUTRAL
K904
B09
K905
(INITIATE INPUT)
V402
V002
I588
F09A
J938
CLEAR Z
M912
2A11A
IJ08
D
CLEAR Z
J912
C30C
C21C
J939
CLEAR P
M910
2A11C
IJ06
M
CLEAR P
J910
D11B
J775 (SET REL. BANK)
C31C
J913
C08C
J930
MC
J920
A11G
C20B
J901
IJ19
IJ20
J032
F237
(72,73)
V005
J221
K323
J231
I596
J020
V000
K240
A24
K241
BLOCK
+1→R
V211
W090,091
CLEAR P OR 72,73
MASTER CLEAR
M900
2A13B
IJ08
K900
Z
C22B
J900
C19B
J902
E16C
L340
U
EXTERNAL MASTER CLEAR
CLEAR A
M911
2A11B
IJ07
A
C23C
J911
D48B
W000
CLEAR A_L
D47B
W001
CLEAR A_U
J911
J920
F534
F217
77
HALT
F103
F113
F126
F521
SEL. STOP
F508
F500
F361
D20C
J210
J214
C26C
J211
K901, K407
F103
D15C
J241
K907
J916
IJ09-o
2B44B
L431
PULL KC08 (ERROR)
LOAD MODE STOP
K405
K408
K415
K523
F100
F110
F227
F513
J903
ØØ STOP
STOPS
B18A
J915
B18C
J924
IJ08
X
C09A
J914
LOAD
M904
2A13A
IJ08
Y
C18B
J903
C17A
J904
C28C
J923
F236
ENTER
M906
2A41A
IJ08
o
I596
C17C
J907
C16C
J909
LOAD OR ENTER
SWEEP
M905
2A41B
IJ09
A
C16A
J905
J915
J907
J905
C42C
J916
LOAD OR ENTER OR SWEEP
REFERENCE DRAWINGS
COMPONENTS (UNLESS OTHERWISE INDICATED)
TOLERANCE
VALUE
SIZE
RESISTORS
CAPACITORS
TITLE
MAIN TIMING CHAIN
CONTROL DATA CORPORATION
PROJECT OR PRODUCT
160-A
DRAWING NUMBER
20300100
K
PAGE
1
REV.
AUTH.
DATE
REQ.
DEV.
CHK.
APPROVED
REVISIONS
APPROVED
CHECKED
DRAWN
DESIGNED

TERM	LOCATION	PAGE	DEFINITION
F200	D33B	5	$\overline{\text{Indirect}}$
F201	D32A	5	Indirect
F202	D32C	5	B → C
F203	D31C	5	$\overline{\text{B → C}}$
F204	D30A	5	$\overline{\text{D → D}}$
F240	A08A	5	75
F519	E66C	6	$\overline{\text{P +2}}$ F^1 Translators
H000	B48	1	T - X0
H002	B46	1	T - X2
H004	B44	1	T - X4
I562	F104C	20	$\overline{\text{Buffer Cycle}}$
I594	F59C	20	$\overline{\text{Buffer Cycle}}$
I597	B23C	20	Buffer Cycle
J760	A123A	13	Internal Module Select
J901	C20B	1	MC
J902	C19B	1	MC
K440	A07	16	$\overline{\text{I/O Sequence Control}}$
K441	A06	16	I/O Sequence Control
M916	A41C	23	$\overline{\text{Voltages in Memory Ok}}$
N001	D59B	1	$I_L \rightarrow Z_L$
N004	E40B	1	I → F
V000	A46B	1	T - X0
V002	A45C	1	R - X2
V003	A44A	1	T - X3
V004	A44C	1	T - X4
V005	A41B	1	T - X5
V006	A40B	1	T - X6
V007	A39B	1	T - X7
W000	D48	3	Cl. A_L
X910	F29A	20	$\overline{\text{Storage Sequence Interrupt}}$
X912	A42A	20	$\overline{\text{Buffer Step}}$

FORM 510





STORAGE SEQUENCE CONTROL (SSC)



STORAGE REFERENCE CONTROL (SRC)







RESYNC COUNTER



RESYNC TIMING



TIMING CHAIN
EXCURSIONS COUNTER (EK)





PRIMARY TIMING CONTROL

* J760 = INTERNAL MEMORY MODULE NOT BUSY

REV.	AUTH.	DATE	REVISIONS	APPROVED	CHK.	REQ.	DRW.

APPROVED
CHECKED
DRAWN
DESIGNED
R. D. S.
6-28-61

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE

MAIN CONTROL

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20300200 K

PAGE
2.1

TERM	LOCATION	PAGE	DEFINITION
A001	C60C	7	Bit 0
A011	C59C	7	Bit 1
A021	C58C	7	Bit 2
A031	C57C	7	Bit 3
A041	C56C	7	Bit 4
A051	C55C	7	Bit 5
A061	C54C	7	Bit 6 } A Register
A071	C53C	7	Bit 7
A081	C52C	7	Bit 8
A091	C51C	7	Bit 9
A101	C50C	7	Bit 10
A111	C49C	7	Bit 11
F001	D41C	4	Bit 6
F011	D40C	4	Bit 7
F020	D38A	4	$\overline{\text{Bit 8}}$ } F Register
F022	D39A	4	$\overline{\text{Bit 9}}$
F041	D35C	4	Bit 10
F051	D34C	4	Bit 11
F100	E34	4	XXXX00
F110	E30	4	XX00XX
F113	E28	4	XX11XX } F Translators
F120	E27	4	00XXXX
F122	E26	4	10XXXX
F126	E23	4	11XXXX
F207	D27A	5	$\overline{70,\ 71}$
F211	D25A	5	$\overline{A \rightarrow Q}$
F213	D24B	5	$\overline{73}$
F214	D08C	5	73
F215	D22A	5	$\overline{P \rightarrow Q}$
F216	D20A	5	$\overline{Z \rightarrow Q}$
F217	D26C	5	$\overline{Z_L \rightarrow Q}$
F221	C25A	5	72
F223	D18C	5	$\overline{Z \rightarrow R}$
F225	D22C	5	$\overline{-Z \rightarrow R}$
F226	D14A	5	$\overline{-Z_L \rightarrow R}$
F228	D15A	5	$\overline{+1 \rightarrow R}$
F229	C12C	5	$\overline{Z_L \rightarrow R,\ +1 \rightarrow R_U}$
F232	D13A	5	$\overline{01}$ 3rd or 4th quarter
F236	C14C	5	$\overline{72}$C or Load Mode
F237	D10A	5	72, 73
F238	D10C	5	72, 73
F244	D44A	5	$\overline{76}$
F245	D44C	5	76
F246	C43C	5	$\overline{72}$
F303	E111A	6	Bit 0 } F^1 Register
F322	F129A	6	$\overline{\text{Bit 3}}$
F405	A14B	6	$\overline{7100}$ C Cycle
F407	C04A	6	$\overline{7100}$
F513	E106A	6	$\overline{XX00_8}$
F523	E14C	6	$\overline{+1 \rightarrow R}$
F532	B06A	6	$\overline{\text{Indirect 00 E1 quarter A Cycle}}$
F534	C15A	6	Forced Function
F535	E02B	6	$\overline{7677}$
F537	F86C	6	$\overline{7677}$ 4 quarter
F541	A86A	6	Specific Add
F550	F113A	6	$\overline{XX02+XX03+XX12+XX13}$
F563	C123B	6	$\overline{0100}$ 4 quarter
F565	B115C	6	$\overline{0101}$ 4 quarter
F576	D21A	6	$\overline{015X}$ C Cycle + Interrupt
F577	E77C	5	01XX 3rd or 4th quarter
F578	E77A	5	$\overline{XX1X}$
F579	E76A	5	$\overline{F550}$ + XX1X

Func. Trans.

F^1 Translators

FORM 510

TERM	LOCATION	PAGE	DEFINITION
F586	A123C	6	$\overline{XXX11X}$ – F^1 Translators
I510	F76B	20	$\overline{BER \rightarrow Q}$
I512	F55C	20	BER → Q
I513	F55A	20	BER → Q
I557	F10C	20	Storage Sequence Interrupt
I562	F104C	20	$\overline{\text{Buffer Cycle}}$
I578	E104A	20	Storage Sequence Interrupt
I579	E104C	20	$\overline{\text{Storage Sequence Interrupt}}$
I581	F56C	20	Storage Sequence Interrupt
I591	F58A	20	$\overline{\text{Buffer Cycle}}$
I592	F58C	20	$\overline{\text{Buffer Cycle}}$
I594	F59C	20	$\overline{\text{Buffer Cycle}}$
J001	C39B	2	1 quarter
J002	D36B	2	$\overline{\text{E-1}}$ quarter
J005	E72A	2	1 quarter
J010	C38A	2	E-2 quarter
J011	C38C	2	2 quarter
J012	E106C	2	$\overline{2}$ quarter
J014	B01C	2	E-2 quarter
J020	C37B	2	E-3 quarter
J021	B26B	2	3 quarter
J022	B04A	2	$\overline{\text{E-3}}$ quarter
J030	C36B	2	E-4 quarter
J032	C34B	2	4 quarter
J033	C33C	2	E-4 quarter
J038	E19C	2	4 quarter
J040	D01C	2	$\overline{\text{E-4 quarter}}$
J221	B08B	2	$\overline{\text{C \& Buffer Cycle}}$
J223	B17A	2	C Cycle
J225	C86A	2	C Cycle
J231	B07B	2	D Cycle
J232	E08C	2	$\overline{\text{D}}$ + Buffer Cycle
J261	E21A	19	$\overline{\text{Interrupt}}$
J272	B05C	6	$\overline{F^1 \text{ Bit 3 + Int}}$
J900	C22B	1	$\overline{\text{MC}}$
J905	C16A	1	$\overline{\text{Sweep}}$
J907	C17C	1	$\overline{\text{Enter}}$
J909	C16C	1	Load or Enter
J911	C23C	1	$\overline{\text{Clear A}}$
J920	A116	1	$\overline{\text{MC}}$
J924	B18C	1	Load
J926	B16A	17	Select PER or Load
J928	D04A	17	$\overline{\text{Select PER}}$
J931	D06A	17	$\overline{\text{PER}}$ and $\overline{\text{Load}}$
J936	C43A	2	$\overline{\text{C}}$ Or Buffer Cycle
J939	C21C	1	MC
K101	B39C	2	Divert
K111	B38C	2	Read
K121	B37C	2	Write
K131	B36C	2	Inhibit
K140	B35A	2	$\overline{\text{Main Timing Fault}}$
K210	A30A	2	$\overline{\text{B Cycle}}$
K211	A30C	2	B Cycle
K220	A28B	2	$\overline{\text{C Cycle}}$
K221	A29B	2	C Cycle
K231	A25C	2	D Cycle
K241	A24C	1	Block + 1 → R
K421	B24C	16	Wait Input
K440	A07	16	$\overline{\text{I/O Sequence Control}}$
K441	A06	16	I/O Seq. Control
X908	F32A	20	$\overline{\text{Buffer Cycle}}$
X909	F32C	20	Buffer Cycle
S120	C112A	13	$\overline{\text{Ext. Storage ODD/EVEN Bank Select}}$
S121	C112C	13	Ext. Storage ODD/EVEN Bank Select

FORM 510



REV.	AUTH.	DATE	REQ.	ENG.	APPROVED
REVISIONS					
-					

APPROVED -
CHECKED - E. STRAITON 8-17-61
DRAWN -
DESIGNED -

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
LOGIC DIAGRAM
TIMING CONTROLS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20300300 H

PAGE 3

TERM	LOCATION	PAGE	DEFINITION
F514	E62A	6	Forced 71XX
F516	E13C	6	$\overline{\text{Forced 71XX}}$
F530	D03A	6	Half Write
F531	D03C	6	$\overline{\text{Half Write}}$
F535	D02B	6	$\overline{7677}$
F536	F86A	6	7677
F574	D42B	6	$\overline{015X}$, $\overline{016X}$, $\overline{\text{Interrupt}}$
F575	D21C	6	015X, 016X, Interrupt
I063	D126B	10	Bit 6 } I_U Register
I073	D122B	10	Bit 7
I083	D121A	10	Bit 3
I093	D121C	10	Bit 9
I103	C121C	10	Bit 10
I113	D120B	10	Bit 11
N003	E41B	1	Clear F
N004	E40B	1	I → F
N104	E17B	1	F^1 → F

FORM 510

SYMBOL	REPRESENTS	F IS FORCED TO
F516	$\overline{\text{FORCED 71XX}}$	71
F530	$\overline{\text{HALF WRITE}}$	41
F535	$\overline{7677}$	74
F574	$\overline{015X}$ $\overline{016X}$ $\overline{\text{INTERRUPT}}$	40







REV.	AUTH.	DATE	REQ. DRW.	CHK.	APPROVED
			REVISIONS		

APPROVED -
CHECKED - 8.15.61
DRAWN - ROS
DESIGNED -

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE F REGISTER & TRANSLATORS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT 160-A

DRAWING NUMBER 20300400 A

PAGE 4

TERM	LOCATION	PAGE	DEFINITION
A110	C49A	7	$\overline{\text{Bit 11}}$ } A Register
A113	E92C	7	Bit 11 }
F000	D41	4	$\overline{\text{Bit 6}}$
F001	D41C	4	Bit 6
F002	D45A	4	$\overline{\text{Bit 6}}$
F003	D45C	4	Bit 6
F010	D40A	4	$\overline{\text{Bit 7}}$
F012	E38A	4	Bit 7
F013	E38C	4	$\overline{\text{Bit 7}}$
F020	D38A	4	Bit 8
F021	D38C	4	$\overline{\text{Bit 8}}$
F022	D39A	4	Bit 8
F023	D39C	4	$\overline{\text{Bit 8}}$
F031	D37C	4	Bit 9
F032	E36A	4	$\overline{\text{Bit 9}}$
F033	E36C	4	Bit 9
F040	D35A	4	$\overline{\text{Bit 10}}$
F041	D35C	4	Bit 10
F050	D34A	4	$\overline{\text{Bit 11}}$
F051	D34C	4	Bit 11
F052	E20A	4	$\overline{\text{Bit 11}}$
F100	E34	4	XXXX00 } F Register Translators
F101	E33	4	XXXX01
F102	E32A	4	XXXX10
F103	E11	4	XXXX11
F110	E30	4	XX00XX
F111	E31C	4	XX01XX
F112	E29	4	XX10XX
F113	E28	4	XX11XX
F120	E27	4	00XXXX
F121	D31A	4	01XXXX
F122	E26	4	10XXXX
F123	E25	4	11XXXX
F126	E23	4	11XXXX
F333	F129C	6	Bit 3 } F^1 Register Translators
F340	F124A	6	$\overline{\text{Bit 4}}$
F350	F123A	6	$\overline{\text{Bit 5}}$
F361	F120C	6	Bit 6
F404	B05A	6	7100
F405	A14B	6	$\overline{\text{7100 C Cycle}}$
F406	C04C	6	$\overline{\text{B} \rightarrow \text{D}}$
F502	F111C	6	00000X F^1 Reg. Transla-
F512	E61C	6	$\overline{\text{XX00}_8}$
F540	D86B	6	$\overline{\text{Specific Add}}$ tors
F550	F113A	6	XX02, XX03, XX12, XX13
F565	B115C	6	$\overline{\text{0101 4 quarter}}$
F574	D42B	6	$\overline{\text{015X, 016X, Interrupt}}$
F576	D21A	6	$\overline{\text{015XC, Interrupt C Cycle}}$
I594	F59C	20	Buffer Cycle
J000	E22B	2	E-1 quarter
J002	D36B	2	E-1 quarter
J010	C38A	2	E-2 quarter
J013	B01A	2	E-2 quarter
J020	C37B	2	E-3 quarter
J022	B04A	2	E-3 quarter
J030	C36B	2	E-4 quarter
J033	C33C	2	E-4 quarter
J212	E32C	3	$A^1 \rightarrow S$
J217	C41B	3	$A_L = \emptyset$
J218	C40B	3	$A_U = \emptyset$
J219	C25C	3	$A \neq \emptyset$
J221	B08B	2	C & $\overline{\text{Buffer Cycle}}$
J231	B07B	2	D Cycle
J233	E08A	2	D Cycle
J255	E14A	3	$\overline{\text{P} \rightarrow \text{Q. Storage Sequence Interrupt}}$
J903	C18B	1	$\overline{\text{Load}}$
J904	C17A	1	Load
J907	C17C	1	$\overline{\text{Enter}}$
J909	C15B	1	Load Or Enter
J915	B18A	1	$\overline{\text{Load}}$
K201	A31C	2	A Cycle
K210	A30A	2	$\overline{\text{B Cycle}}$
K230	A25A	2	$\overline{\text{D Cycle}}$
K231	A25C	2	D Cycle
K323	B28C	16	Function Ready
K440	A07	16	$\overline{\text{I/O Sequence Control}}$

FORM 510



REV.	AUTH.	DATE	REVISIONS	REQ.	DRW.	CHK.	APPROVED

APPROVED -
CHECKED -
DRAWN - E STRAITON 8-18-61
DESIGNED -

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
FUNCTION TRANSLATORS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20300500 F

PAGE
5

TERM	LOCATION	PAGE	DEFINITION
F003	D45C	4	Bit 6 F Register
F101	E33	4	XXXX01
F102	E32A	4	XXXX10
F103	E11	4	XXXX11
F110	E30	4	XX00XX
F112	E29	4	XX10XX
F120	E27	4	00XXXX
F122	E26	4	10XXXX
F123	E25	4	11XXXX (F Register Translators)
F213	D24B	5	$\overline{73}$
F224	D17A	5	70 + 71
F227	D16B	5	$\overline{0X}$
F246	C43C	5	$\overline{72}$
F248	C102C	5	75
F539	B06C	13	Indirect + Memory
H007	B40	1	T-7
H106	F42	20	T-6
I001	E123A	10	Bit 0
I011	E123C	10	Bit 1
I021	E122A	10	Bit 2
I031	E122C	10	Bit 3
I041	E121A	10	Bit 4
I051	E121C	10	Bit 5
I061	E120A	10	Bit 6
I071	E120C	10	Bit 7
I081	E119A	10	Bit 8
I091	E119C	10	Bit 9
I101	E118A	10	Bit 10
I111	E118C	10	Bit 11 (I''''Inverters)
I563	F104A	20	Buffer Cycle
I578	E104A	20	Storage Sequence Interrupt
I582	F09C	20	Buffer Busy
I590	F57B	20	Buffer Cycle
I598	F24A	20	Buffer Active
J003	D08A	2	$\overline{\text{E1 quarter}}$
J012	E106C	2	$\overline{2 \text{ quarter}}$
J014	B01C	2	E-2 quarter
J020	C37B	2	E-3 quarter
J021	B26B	2	3 quarter
J032	C34B	2	4 quarter
J036	E04C	2	$\overline{\text{E-4 quarter}}$
J037	E19A	2	$\overline{4 \text{ quarter}}$
J038	E19C	2	4 quarter
J223	B17A	2	C Cycle
J232	E08C	2	$\overline{\text{D}}$ + Buffer Cycle
J248	F15A	2	$\overline{\text{B Cycle}}$
J256	E75A	3	Clr. F^I $I \rightarrow F^I$
J261	E21A	19	Interrupt
J270	E67C	19	$\overline{\text{Interrupt}}$
J909	C16C	1	Load Or Enter
J914	C09A	1	Load
J916	C42C	1	Load + Enter + Sweep
J920	A116	1	$\overline{\text{MC}}$
J939	C21C	1	MC
K201	A31C	2	A Cycle
K221	A29B	2	C Cycle
K441	A06	16	I/O Sequence Control
M320	F11C	16	Info. Ready
M330	A17B	16	Output Resume
M920	A40A	22	Selective Jump #1
M921	A40B	22	Selective Jump #2
M922	A40C	22	Selective Jump #3
M923	A24A	22	Selective Stop #1
M924	A24B	22	Selective Stop #2
M925	A24C	22	Selective Stop #3
N003	E41B	1	Clear F
N004	E18B	1	I → F
N100	D58B	1	Clear Z UPPER
N101	D57B	1	$I_U \rightarrow Z_U$
N106	D53B	1	S → P
N111	D52	1	Clear A^1
N321	E37B	1	$\overline{\text{T-5 (D + BFR Cycle)}}$
V001	A45A	1	T-X1 Timing Chain

FORM 510



TERM	LOCATION	PAGE	DEFINITION	
A200	C73A	11	$\overline{\text{Bit 0}}$	
A201	C73C	11	Bit 0	
A210	C72A	11	$\overline{\text{Bit 1}}$	
A211	C72C	11	Bit 1	
A220	C71A	11	$\overline{\text{Bit 2}}$	
A221	C71C	11	Bit 2	
A230	C70A	11	$\overline{\text{Bit 3}}$	
A231	C70C	11	Bit 3	
A240	C69A	11	$\overline{\text{Bit 4}}$	
A241	C69C	11	Bit 4	
A250	C68A	11	$\overline{\text{Bit 5}}$	
A251	C68C	11	Bit 5	A^1 Register
A260	C67A	11	$\overline{\text{Bit 6}}$	
A261	C67C	11	Bit 6	
A270	C66A	11	$\overline{\text{Bit 7}}$	
A271	C66C	11	Bit 7	
A280	C65A	11	$\overline{\text{Bit 8}}$	
A281	C65C	11	Bit 8	
A290	C63A	11	$\overline{\text{Bit 9}}$	
A291	C63C	11	Bit 9	
A300	C62A	11	$\overline{\text{Bit 10}}$	
A301	C62C	11	Bit 10	
A310	C61A	11	$\overline{\text{Bit 11}}$	
A311	C61C	11	Bit 11	
B400	B128A	13	Bit 0	
B401	B128C	13	Bit 0	
B410	B127A	13	Bit 1	Relative Bank
B411	B127C	13	Bit 1	
B420	B126A	13	Bit 2	
B421	B126C	13	Bit 2	
B500	B125A	13	Bit 0	
B501	B125C	13	Bit 0	
B510	B124A	13	Bit 1	Direct Bank
B511	B124C	13	Bit 1	
B520	B123A	13	Bit 2	
B521	B123C	13	Bit 2	
B600	B122A	13	Bit 0	
B601	B122C	13	Bit 0	
B610	B121A	13	Bit 1	Indirect Bank
B611	B121C	13	Bit 1	
B620	B120A	13	Bit 2	
B621	B120C	13	Bit 2	
B700	B119A	13	Bit 0	
B701	B119C	13	Bit 0	
B710	B118A	13	Bit 1	Buffer Bank
B711	B118C	13	Bit 1	
B720	B117A	13	Bit 2	
B721	B117C	13	Bit 2	
F217	D26C	5	$\overline{Z_L \rightarrow Q}$	
F534	C15A	6	Forced Function	
I557	F10C	20	Storage Sequence Interrupt	
I590	F57B	20	BFR Cycle	
J202	C32B	3	$A^1 \rightarrow A$	
J784	B42B	13	Storage Bank Selection to A	
J785	E42B	13	Storage Bank Selection to A	
J786	E54B	13	Storage Bank Selection to A	
J900	C22B	1	$\overline{MC}$	
J911	C23C	1	$\overline{\text{Clear A}}$	
J920	A116	1	$\overline{MC}$	
M100	A20A	27	Set Bit 0	
M101	A20B	27	Set Bit 1	
M102	A20C	27	Set Bit 2	
M103	A21A	27	Set Bit 3	
M104	A21B	27	Set Bit 4	
M105	A21C	27	Set Bit 5	
M106	A22A	27	Set Bit 6	A Register Manual
M107	A22B	27	Set Bit 7	
M108	A22C	27	Set Bit 8	
M109	A23A	27	Set Bit 9	
M110	A23B	27	Set Bit 10	
M111	A23C	27	Set Bit 11	

FORM 510



NOTE:
"L" CARDS SHOWN GO TO DIGITAL DISPLAY CONTROL RELAYS, PAGE 28.
"M" CARDS ARE SHOWN ON PAGE 27.

REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS						
APPROVED						
CHECKED						
DRAWN	E. STRAITON	8-9-61				
DESIGNED						

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
LOGIC DIAGRAM
REGISTER A

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20300700 A

PAGE 7

TERM	LOCATION	PAGE	DEFINITION
A002	E80A	7	$\overline{\text{Bit 0}}$
A003	E80C	7	Bit 0
A012	E81A	7	$\overline{\text{Bit 1}}$
A013	E81C	7	Bit 1
A022	E82A	7	$\overline{\text{Bit 2}}$
A023	E82C	7	Bit 2
A032	E83A	7	$\overline{\text{Bit 3}}$
A033	E83C	7	Bit 3
A042	E84A	7	$\overline{\text{Bit 4}}$
A043	E84C	7	Bit 4
A052	E85A	7	$\overline{\text{Bit 5}}$
A053	E85C	7	Bit 5
A062	E87A	7	$\overline{\text{Bit 6}}$
A063	E87C	7	Bit 6
A072	E88A	7	$\overline{\text{Bit 7}}$
A073	E88C	7	Bit 7
A082	E89A	7	$\overline{\text{Bit 8}}$
A083	E89C	7	Bit 8
A092	E90A	7	$\overline{\text{Bit 9}}$
A093	E90C	7	Bit 9
A102	E91A	7	$\overline{\text{Bit 10}}$
A103	E91C	7	$\overline{\text{Bit 10}}$
A112	E92A	7	$\overline{\text{Bit 11}}$
A113	E92C	7	$\overline{\text{Bit 11}}$
A200	C73A	11	$\overline{\text{Bit 0}}$
A201	C73C	11	Bit 0
A210	C72A	11	$\overline{\text{Bit 1}}$
A211	C72C	11	Bit 1
A220	C71A	11	$\overline{\text{Bit 2}}$
A221	C71C	11	Bit 2
A230	C70A	11	$\overline{\text{Bit 3}}$
A231	C70C	11	Bit 3
A240	C69A	11	$\overline{\text{Bit 4}}$
A241	C69C	11	Bit 4
A250	C68A	11	$\overline{\text{Bit 5}}$
A251	C68C	11	Bit 5
A260	C67A	11	$\overline{\text{Bit 6}}$
A261	C67C	11	Bit 6
A270	C66A	11	$\overline{\text{Bit 7}}$
A271	C66C	11	Bit 7
A280	C65A	11	$\overline{\text{Bit 8}}$
A281	C65C	11	Bit 8
A290	C63A	11	$\overline{\text{Bit 9}}$
A291	C63C	11	Bit 9
A300	C62A	11	$\overline{\text{Bit 10}}$
A301	C62C	11	$\overline{\text{Bit 10}}$
A310	C61A	11	$\overline{\text{Bit 11}}$
A311	C61C	11	Bit 11
I589	E63C	1	$\overline{\text{Buffer Cycle \& 1st quarter}}$
J201	C30A	3	$\overline{\text{CL} \rightarrow \text{P, S} \rightarrow \text{P}}$
J212	E32C	3	$\overline{\text{A}^1 \rightarrow \text{S}}$
J780	D64B	13	$\overline{\text{A} \rightarrow \text{P}}$
J781	F64B	13	
J782	E86B	13	
J910	D11B	1	$\overline{\text{Clear P}}$
J920	A116	1	$\overline{\text{MC}}$
M000	A34A	27	Manual Set Bit 0
M001	A34B	27	Manual Set Bit 1
M002	A34C	27	Manual Set Bit 2
M003	A35A	27	Manual Set Bit 3
M004	A35B	27	Manual Set Bit 4
M005	A35C	27	Manual Set Bit 5
M006	A36A	27	Manual Set Bit 6
M007	A36B	27	Manual Set Bit 7
M008	A36C	27	Manual Set Bit 8
M009	A37A	27	Manual Set Bit 9
M010	A37B	27	Manual Set Bit 10
M011	A37C	27	Manual Set Bit 11
M910	A11C	27	Clear P

A Register

A^1 Register

P Register

FORM 510



* IJ12 CONNECTS TO EXTERNAL MEMORY MODULE(S) WHEN USED.

NOTE
"L" CARDS SHOWN GO TO DIGITAL DISPLAY CONTROL RELAYS.

REV.	AUTH.	DATE	REQ.	DRWN.	CHK.	APPROVED
REVISIONS						

APPROVED		
CHECKED		10-2-61
DRAWN	R. R. M.	
DESIGNED		

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
LOGIC DIAGRAM
REGISTERS S AND P

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NO.
20300800

PAGE
8

TERM	LOCATION	PAGE	DEFINITION
F240	A08A	5	$\overline{75}$
H400	B03	17	Load Mode Control
I001	E123A	10	Bit 0
I011	E123C	10	Bit 1
I021	E122A	10	Bit 2
I031	E122C	10	Bit 3
I041	E121A	10	Bit 4
I051	E121C	10	Bit 5
I061	E120A	10	Bit 6
I071	E120C	10	Bit 7
I081	E119A	10	Bit 8
I091	E119C	10	Bit 9
I101	E118A	10	Bit 10
I111	E118C	10	Bit 11
			I^{---} Inverters
J209	D23A	3	$\overline{74}$
J405	E43	17	Enable Inputs to Z^0 - Z^5
J406	E12	17	Enable Inputs to Z^8 - Z^{11}
J430	E53A	17	Level 1
J431	E53C	17	Level 2
J432	E52A	17	Level 3
J433	E52C	17	Level 4
J434	E51A	17	Level 5
J435	E51C	17	Level 6
J436	B14A	17	Level 7
J437	A01C	17	Level 8
			Per Input
J932	C124	16	L306 - L311
J933	C125	16	L300 -- L305
			Output Cable Gates
K407	C06C	17	Clutch Control
K409	A10C	17	Sense 7th Level
K523	B22C	16	Sample
M200	A06A	27	Manual Set Bit 0
M201	A06B	27	Manual Set Bit 1
M202	A06C	27	Manual Set Bit 2
M203	A07A	27	Manual Set Bit 3
M204	A07B	27	Manual Set Bit 4
M205	A07C	27	Manual Set Bit 5
M206	A08A	27	Manual Set Bit 6
M207	A08B	27	Manual Set Bit 7
M208	A08C	27	Manual Set Bit 8
M209	A09A	27	Manual Set Bit 9
M210	A09B	27	Manual Set Bit 10
M211	A09C	27	Manual Set Bit 11
			Z Register
N000	D60B	1	Clear Z_L
N001	D59B	1	$I_L \rightarrow Z_L$
N100	D58B	1	Clear Z_U
N101	D57B	1	$I_U \rightarrow Z_U$
V521	C11B	16	Sample

FORM 510



NOTES:
1. "L2--" CARDS GO TO DIGITAL DISPLAY RELAYS.
2. "L3--" CARDS FEED THE NORMAL OUTPUT CABLE.

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

REVISIONS

REV.	AUTH.	DATE	ENGR.	CHK.	APPROVED

APPROVED -
CHECKED -
DRAWN -
DESIGNED -

TITLE Z REGISTER

CONTROL DATA CORPORATION

PROJECT OR PRODUCT 160-A

DRAWING NUMBER 20300900

PAGE 9

TERM	LOCATION	PAGE	DEFINITION
A200	C73A	11	$\overline{\text{Bit 0}}$
A210	C72A	11	$\overline{\text{Bit 1}}$
A220	C71A	11	$\overline{\text{Bit 2}}$
A230	C70A	11	$\overline{\text{Bit 3}}$
A240	C69A	11	$\overline{\text{Bit 4}}$
A250	C68A	11	$\overline{\text{Bit 5}}$
A260	C67A	11	$\overline{\text{Bit 6}}$
A270	C66A	11	$\overline{\text{Bit 7}}$
A280	C65A	11	$\overline{\text{Bit 8}}$
A290	C63A	11	$\overline{\text{Bit 9}}$
A300	C62A	11	$\overline{\text{Bit 10}}$
A310	C61A	11	$\overline{\text{Bit 11}}$
			} A^1 Register
I400	E39A	17	Select PER + Punch
I563	F104A	20	} BFR Cycle
I564	F105C	20	
I565	F105A	20	
I591	F58A	20	$\overline{\text{Buffer Cycle}}$
I592	F58C	20	$\overline{\text{Buffer Cycle}}$
I593	F59A	20	$\overline{\text{Buffer Cycle}}$
J410	E49A	17	$\overline{\text{Level 1}}$
J411	E49C	17	$\overline{\text{Level 2}}$
J412	E48A	17	$\overline{\text{Level 3}}$
J413	E48C	17	$\overline{\text{Level 4}}$
J414	E47A	17	$\overline{\text{Level 5}}$
J415	E47C	17	$\overline{\text{Level 6}}$
J430	E53A	17	$\overline{\text{Level 1}}$
J431	E53C	17	$\overline{\text{Level 2}}$
J432	E52A	17	$\overline{\text{Level 3}}$
J433	E52C	17	$\overline{\text{Level 4}}$
J434	E51A	17	$\overline{\text{Level 5}}$
J435	E51C	17	$\overline{\text{Level 6}}$
			} PER Input
W010	E117	3	MCS → I_L
W011	E116	3	MCS → I_U
W020	E115	3	} A^1 → I
W021	E114	3	
W030	E113	3	} INP → I
W031	E112	3	
X400	F88A	21	$\overline{\text{Bit 0}}$
X410	F89A	21	$\overline{\text{Bit 1}}$
X420	F90A	21	$\overline{\text{Bit 2}}$
X430	F91A	21	$\overline{\text{Bit 3}}$
X440	F92A	21	$\overline{\text{Bit 4}}$
X450	F93A	21	$\overline{\text{Bit 5}}$
X460	F94A	21	$\overline{\text{Bit 6}}$
X470	F95A	21	$\overline{\text{Bit 7}}$
X480	F96A	21	$\overline{\text{Bit 8}}$
X490	F97A	21	$\overline{\text{Bit 9}}$
X500	F98A	21	$\overline{\text{Bit 10}}$
X510	F99A	21	$\overline{\text{Bit 11}}$
			} Buffer Data Register
Y000	C98		Bit 0
Y010	C97		Bit 1
Y020	C96		Bit 2
Y030	C95		Bit 3
Y040	C94		Bit 4
Y050	C93		Bit 5
Y060	C92		Bit 6
Y070	C91		Bit 7
Y080	C90		Bit 8
Y090	C89		Bit 9
Y100	C88		Bit 10
Y110	C87		Bit 11
			} Sense Amps
Z000	D73A	9	$\overline{\text{Bit 0}}$
Z010	D72A	9	$\overline{\text{Bit 1}}$
Z020	D71A	9	$\overline{\text{Bit 2}}$
Z030	D70A	9	$\overline{\text{Bit 3}}$
Z040	D69A	9	$\overline{\text{Bit 4}}$
Z050	D68A	9	$\overline{\text{Bit 5}}$
Z060	D67A	9	$\overline{\text{Bit 6}}$
Z070	D66A	9	$\overline{\text{Bit 7}}$
Z080	D65A	9	$\overline{\text{Bit 8}}$
Z090	D63A	9	$\overline{\text{Bit 9}}$
Z100	D62A	9	$\overline{\text{Bit 10}}$
Z110	D61A	9	$\overline{\text{Bit 11}}$
			} Z Register

FORM 510



Z REGISTER$_L$ (PAGE 9)



* IJI3 & IJI4 ARE CONNECTED TO EXTERNAL MEMORY MODULE(S) WHEN USED.



Z REGISTER$_U$ (PAGE 9)



SENSE AMPLIFIERS	
SYMBOL	LOCATION
Y000	C98
Y010	C97
Y020	C96
Y030	C95
Y040	C94
Y050	C93
Y060	C92
Y070	C91
Y080	C90
Y090	C89
Y100	C88
Y110	C87

REV. AUTH. DATE REQ. DRW. CHK. APPROVED

REVISIONS

APPROVED
CHECKED
DRAWN
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE I--- INVERTERS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT 160-A

DRAWING NUMBER 20301000

PAGE 10

TERM	LOCATION	PAGE	DEFINITION
N011	D56	1	Clear A^1
N013	D55	1	Toggle A^1
N015	D54B	1	Probe A^1
N111	D52	1	Clear A^1
N113	D51	1	Toggle A^1
N115	D50B	1	Probe A^1
N215	D49B	1	Probe A^1
Q001	B79	12	Bit 0
Q011	B78	12	Bit 1
Q021	B77	12	Bit 2
Q031	B76	12	Bit 3
Q041	B75	12	Bit 4
Q051	B74	12	Bit 5
Q061	B73	12	Bit 6
Q071	B72	12	Bit 7
Q081	B71	12	Bit 8
Q091	B70	12	Bit 9
Q101	B69	12	Bit 10
Q111	B68	12	Bit 11
R001	E60A	12	Bit 0
R011	E60C	12	Bit 1
R021	E59A	12	Bit 2
R031	E59C	12	Bit 3
R041	E58A	12	Bit 4
R051	E58C	12	Bit 5
R061	E57A	12	Bit 6
R071	E57C	12	Bit 7
R081	E56A	12	Bit 8
R091	E56C	12	Bit 9
R101	E55A	12	Bit 10
R111	E55C	12	Bit 11

Q Inverters

R Inverters

FORM 510



REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

REV. AUTH. DATE REQ. DRW. CHK. APPROVED

REVISIONS

APPROVED

CHECKED

DRAWN

DESIGNED

TITLE

BORROW PYRAMID (A' REG)

CONTROL DATA CORPORATION

PROJECT OR PRODUCT

160-A

DRAWING NUMBER

20301100

PAGE

11

TERM	LOCATION	PAGE	DEFINITION
A000	C60A	7	$\overline{\text{Bit 0}}$
A002	E80A	7	Bit 0
A010	C59A	7	$\overline{\text{Bit 1}}$
A012	E81A	7	Bit 1
A020	C58A	7	$\overline{\text{Bit 2}}$
A022	E82A	7	Bit 2
A030	C57A	7	$\overline{\text{Bit 3}}$
A032	E83A	7	Bit 3
A040	C56A	7	$\overline{\text{Bit 4}}$
A042	E84A	7	Bit 4
A050	C55A	7	$\overline{\text{Bit 5}}$
A052	E85A	7	Bit 5
A060	C54A	7	$\overline{\text{Bit 6}}$ } A Register
A062	E87A	7	Bit 6
A070	C53A	7	$\overline{\text{Bit 7}}$
A072	E88A	7	Bit 7
A080	C52A	7	$\overline{\text{Bit 8}}$
A082	E89A	7	Bit 8
A090	C51A	7	$\overline{\text{Bit 9}}$
A092	E90A	7	Bit 9
A100	C50A	7	$\overline{\text{Bit 10}}$
A102	E91A	7	Bit 10
A110	C49A	7	$\overline{\text{Bit 11}}$
A112	E92A	7	Bit 11
F402	D05C	6	XX00 } F^1 Translators
F407	C04A	6	$\overline{7100}$
F520	D02A	6	P + 2
F526	B15C	6	Forward 00 Int. B Cycle Return Jump
F532	B06A	6	$\overline{\text{Memory} \rightarrow \text{A, E1}}$
F539	B06C	13	Indirect + Memory
I003	D125A	10	Bit 0
I013	D129B	10	Bit 1
I023	D124B	10	Bit 2
I033	D125C	10	Bit 3 } I^{---} Inverters
I043	D123A	10	Bit 4
I053	D123C	10	Bit 5
I063	D126B	10	Bit 6
I073	D122B	10	Bit 7
I511	F56A	20	} BER→ Q
I512	F55C	20	
I513	F55A	20	
J233	E08A	2	D Cycle
J267	F08A	19	$\overline{\text{Interrupt}}$
J268	E68C	19	
J269	E68A	19	
J905	C16A	1	$\overline{\text{Sweep}}$
P000	C85A	8	$\overline{\text{Bit 0}}$
P010	C84A	8	$\overline{\text{Bit 1}}$
P020	C83A	8	$\overline{\text{Bit 2}}$
P030	C82A	8	$\overline{\text{Bit 3}}$
P040	C81A	8	$\overline{\text{Bit 4}}$
P050	C80A	8	$\overline{\text{Bit 5}}$ } P Register
P060	C79A	8	$\overline{\text{Bit 6}}$
P070	C78A	8	$\overline{\text{Bit 7}}$
P080	C77A	8	$\overline{\text{Bit 8}}$
P090	C76A	8	$\overline{\text{Bit 9}}$
P100	C75A	8	$\overline{\text{Bit 10}}$
P110	C74A	8	$\overline{\text{Bit 11}}$
W040	A79	3	A→ Q
W041	A78	3	A→ Q

FORM 510

TERM	LOCATION	PAGE	DEFINITION
W050	A77	3	P→Q
W051	A76	3	P→Q
W060	A75	3	$Z_L \rightarrow Q$
W061	A74	3	$Z_U \rightarrow Q$
W070	A85	3	$+Z \rightarrow R_L$
W071	A84	3	$+Z \rightarrow R_U$
W080	A83	3	$-Z \rightarrow R_L$
W081	A82	3	$-Z \rightarrow R_U$
W090	A81	3	$+1 \rightarrow R_L$
W091	A80	3	$+1 \rightarrow R_U$
W100	A73	3	$A \cdot 2^3 \rightarrow Q$ (Shift Left Three)
W101	A72	3	$A \cdot 2^3 \rightarrow Q$ (Shift Left Three)
W110	D128B	3	$A \cdot 2^1 \rightarrow R$ (Shift Left One)
W111	D127B	3	$A \cdot 2^1 \rightarrow R$ (Shift Left One)
W120	E79B	3	$A \cdot 2^1$ (R)→Q
W121	E78B	3	$A \cdot 2^1$ (R)→Q
X000	F73A	21	$\overline{\text{Bit 0}}$
X010	F72A	21	$\overline{\text{Bit 1}}$
X020	F71A	21	$\overline{\text{Bit 2}}$
X030	F70A	21	$\overline{\text{Bit 3}}$
X040	F69A	21	$\overline{\text{Bit 4}}$
X050	F68A	21	$\overline{\text{Bit 5}}$ } Buffer Entrance Register
X060	F67A	21	$\overline{\text{Bit 6}}$
X070	F66A	21	$\overline{\text{Bit 7}}$
X080	F65A	21	$\overline{\text{Bit 8}}$
X090	F63A	21	$\overline{\text{Bit 9}}$
X100	F62A	21	$\overline{\text{Bit 10}}$
X110	F61A	21	$\overline{\text{Bit 11}}$
Z000	D73A	9	$\overline{\text{Bit 0}}$
Z010	D72A	9	$\overline{\text{Bit 1}}$
Z020	D71A	9	$\overline{\text{Bit 2}}$
Z030	D70A	9	$\overline{\text{Bit 3}}$
Z040	D69A	9	$\overline{\text{Bit 4}}$
Z050	D68A	9	$\overline{\text{Bit 5}}$
Z060	D67A	9	$\overline{\text{Bit 6}}$
Z070	D66A	9	$\overline{\text{Bit 7}}$ } Z Register
Z080	D65A	9	$\overline{\text{Bit 8}}$
Z081	D65C	9	$\overline{\text{Bit 8}}$
Z090	D63A	9	$\overline{\text{Bit 9}}$
Z091	D63C	9	$\overline{\text{Bit 9}}$
Z100	D62A	9	$\overline{\text{Bit 10}}$
Z101	D62C	9	$\overline{\text{Bit 10}}$
Z110	D61A	9	$\overline{\text{Bit 11}}$
Z111	D61C	9	$\overline{\text{Bit 11}}$

FORM 510



REV.	AUTH.	DATE	REVISIONS	REQ.	DRW.	CHK.	APPROVED
			-				

APPROVED -
CHECKED -
DRAWN -
DESIGNED -

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
R AND Q INVERTERS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20301200 A

PAGE
12

TERM	LOCATION	PAGE	DEFINITION
F013	E38C	4	Bit 2 F Register
F100	E34	4	XXXX00
F101	E33	4	XXXX01
F112	E29	4	XX10XX
F123	E25	4	11XXXX
F200	D33B	5	Indirect
F230	C08A	5	$\overline{73}$
F246	C43C	5	$\overline{72}$
F248	C102C	5	75
F302	E111C	6	Bit 0
F303	E111A	6	Bit 0
F311	F127	6	$\overline{\text{Bit 1}}$
F312	F118A	6	Bit 1
F313	F113C	6	Bit 1
F320	F126A	6	$\overline{\text{Bit 2}}$
F323	C119A	6	Bit 2
F330	F125A	6	$\overline{\text{Bit 3}}$
F331	F125C	6	Bit 3
F333	F129C	6	Bit 3
F340	F124A	6	$\overline{\text{Bit 4}}$
F341	F124C	6	Bit 4
F343	B129A	6	Bit 4
F350	F123A	6	$\overline{\text{Bit 5}}$
F352	E64A	6	$\overline{\text{Bit 5}}$
F362	E105A	6	$\overline{\text{Bit 6}}$
F363	E105C	6	Bit 6
F402	D05C	6	XX00
F502	F111C	6	00000X
F503	F111A	6	$\overline{\text{00000X}}$
F507	A129C	6	$\overline{\text{00000X}}$ 4th quarter
F522	B17C	6	$\overline{\text{XX00}}_8$
F539	B06C	13	Indirect
F540	D86B	6	Specific ADD
F554	C116A	6	$\overline{\text{Bit 2}}$
F570	B112B	6	XXX0_8
F577	E77C	5	01 3rd Or 4th quarter
H231	B30	2	D Cycle Timing
I585	B25C	20	Storage Sequence Interrupt
J001	C39B	2	1 quarter
J036	E04C	2	E-4 quarter
J040	D01C	2	E-4 quarter
J220	C86C	2	A Cycle
J225	C86A	2	C Cycle
J231	B07B	2	D Cycle
J245	E15A	2	B Cycle
J250	B116C	2	B Cycle
J903	C18B	1	Load
J930	C08C	1	MC
K241	A24C	1	Block +1 → R
M700	A42B	22	Bit 0
M701	A42C	22	Bit 1
M702	A43A	22	Bit 2 SBC
M703	A42A	22	SBC Clear
M710	A43B	22	Rel
M711	A44B	22	Dir
M712	A44A	22	Ind
M713	A43C	22	BFR

Function Translators

F[1] Register

Manual SB Controls

FORM 510



TERM	LOCATION	PAGE	DEFINITION
I003	D125A	10	Bit 0
I013	D129B	10	Bit 1
I023	D124B	10	Bit 2
I033	D125C	10	Bit 3
I043	D123A	10	Bit 4
I053	D123C	10	Bit 5
I063	D126B	10	Bit 6
I073	D122B	10	Bit 7
I083	D121A	10	Bit 8
I093	D121C	10	Bit 9
I103	C121C	10	Bit 10
I113	D120B	10	Bit 11
K101	B39C	2	Divert
K111	B38C	2	Read
K121	B37C	2	Write
K140	B35A	2	Main Timing Fault
S120	C112A	13	Ext. Stor. ODD-EVEN Select.
S121	C112C	13	Ext. Stor. ODD-EVEN Select.

I ---- Inverters

FORM 510



NOTE:
LOW—ORDER DIGIT IN DESTINATION SYMBOL SIGNIFIES MAGNITUDE OF DIVERTER LINE SELECTED. THUS:
D104,105 = X4XX OR X5XX
D106,107 = X6XX OR X7XX
OUTPUT DESIGNATIONS FROM T305, AND T206 = XXX4, XXX5, XXX6, XXX7

REV. AUTH. DATE REQ. DRW. CHK. APPROVED
REVISIONS
-
APPROVED
CHECKED
DRAWN - R. SIMMONS 7-13-61
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
STORAGE TRANSLATORS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20301400

PAGE
14

TERM	LOCATION	PAGE	DEFINITION
T000	E101A	14	XX0X, XX4X
T001	E101C	14	XX1X, XX5X
T002	E100A	14	XX2X, XX6X
T003	E100C	14	XX3X, XX7X
T010	E99A	14	XX0X-XX3X
T011	E99C	14	XX4X-XX7X
T012	C117A	14	XX0X-XX3X
T013	C117C	14	XX4X-XX7X
T100	D115A	14	0XXX, 4XXX
T101	D115C	14	1XXX, 5XXX
T102	D114A	14	2XXX, 6XXX
T103	D114C	14	3XXX, 7XXX
T110	D113A	14	0XXX-3XXX
T111	D113C	14	4XXX-7XXX
T112	D112A	14	0XXX-3XXX
T113	D112C	14	4XXX-7XXX
T400	E98A	14	Bit 0
T401	E98C	14	Bit 1
T402	E97A	14	Bit 2
T403	E97C	14	Bit 3
T404	E96A	14	Bit 4
T405	E96C	14	Bit 5
T406	E95A	14	Bit 6
T407	E95C	14	Bit 7
T408	E94A	14	Bit 8
T409	E94C	14	Bit 9
T410	E93A	14	Bit 10
T411	E93C	14	Bit 11

Vertical Translators

Horizontal Translators

Inhibit Drivers

FORM 510



REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS						
APPROVED	-					
CHECKED	-					
DRAWN	-	R SIMMONS	7-5-61			
DESIGNED	-					

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20301500 B

TITLE: LOGIC DIAGRAM STORAGE ADDRESS SELECTION

PAGE 15

NOTE: Terms not in complete alphanumeric order.

TERM	LOCATION	PAGE	DEFINITION
F213	D24B	5	73
F214	D08C	5	73
F220	D19C	5	72
F221	C25A	5	72
F234	D12A	5	75
F235	D12C	5	75
F238	D10C	5	72, 73
F239	C08A	5	73
F240	A08A	5	75
F241	C09C	5	72
F243	A08C	5	76
F237	D10A	5	72,73
F535	E02B	6	7677
H903	A26	2	Odd Resync Timing
I571	F20A	20	Buffer Cable To Input
I573	F19A	20	Buffer Cable To Input
I581	F56C	20	Storage Sequence Interrupt
I588	A21A	20	Buffer Step
I596	B23A	20	Buffer Cycle
J000	E22B	2	E-1 quarter
J005	E72A	2	1 quarter
J021	B26B	2	3 quarter
J032	C34B	2	4 quarter
J034	C33A	2	4 quarter
J036	E04C	2	E-4 quarter
J038	E19C	2	4 quarter
J040	D01C	2	E-4 quarter
J100	C45C	1	Step Or Run
J207	D23C	3	74
J208	C26A	3	74
J217	C41B	3	$A_L = 0$
J218	C40B	3	$A_U = 0$
J221	B08B	2	C & Buffer Cycle
J226	E21C	2	C Cycle
J233	E08A	2	D Cycle
J245	E15A	2	B Cycle
J246	E15C	2	A & B Cycles
J247	E04A	2	B & D Cycles
J250	B116C	2	B Cycle
J311	6A08A	18	Z → 0
J401	E39C	17	Select PER
J418	D07A	17	F. H. PER Input
J915	B18A	1	Load
J923	C28C	1	Load
J926	B16A	17	Select PER Or Load
J930	C08C	1	MC
J931	D06A	17	Per and Load
J939	C21C	1	MC
K211	A30C	2	B Cycle
K308	6C07A	18	Select HSP
K405	C07C	17	Load Mode Control
K407	C06C	17	Clutch Control
K412	C05A	17	Select PER
K801	A23C	2	Resync Counter
K802	A22A	2	Resync Counter
K811	A20C	2	Resync Counter
K812	A19A	2	Resync Counter
M438	E44C	17	Feed Hole
M440	F11B	17	Clear Load Mode Stop
M512	F14A	20	Output Resume
M513	F14B	20	Input Ready
M514	F14C	20	Input Disconnect
N011	D56	1	Clear A^1
N320	B27B	1	External Probe
N321	E37B	1	D Cycle X5
N322	A09B	2	B Cycle 75 Instruction
N801	A18C	2	RK1 → RK2 Resync Counter
V000	A46B	1	TX0 } Timing Chain
V001	A45A	1	TX1 } Timing Chain
V004	A44C	1	TX4 } Timing Chain
V106	F21A	20	TX6 } Timing Chain
V211	A33	2	B Cycle
V221	A43C	2	C Cycle
V231	A32B	2	D Cycle
V902	C13A	2	Resync Timing X6
V912	C10C	2	Resync Timing X6
X914	F16A	20	Buffer Busy
K309	6C07C	18	Select HSP
K413	1C05C	17	Select PER

FORM 510



TERM	LOCATION	PAGE	DEFINITION
F100	E34	4	XXXX00
F103	E33	4	XXXX11
F110	E30	4	XX00XX
F113	E28	4	XX11XX
F126	E23	4	11XXXX
F227	D16B	5	0X
F361	F120C	6	Bit 6 F^{1} Register
F500	F110C	6	11111X
F508	E62C	6	Selective Stop
F513	E106A	6	XX00
F521	E13A	6	XX77, XX00
I013	D129B	10	Bit 1 I^{---3} Inverters
I023	D124B	10	Bit 2
I063	D126B	10	Bit 6
I073	D122B	10	Bit 7
I083	D121A	10	Bit 8
I093	D121C	10	Bit 9
I103	C121C	10	Bit 10
I113	D120B	10	Bit 11
I571	F20A	20	Buffer Cable to Input
I572	F19C	20	Buffer Cable to Input
I573	F19A	20	BFR Cable to Input
J100	C45C	1	Step Or Run
J214	B19A	2	Memory Voltages Ok
J901	C20B	1	MC
J903	C18B	1	Load
J904	C17A	1	Load
J911	C23C	1	Clear A
J914	C09A	1	Load
J916	C42C	1	Load + Enter + Sweep
J923	C28C	1	Load
J924	B18C	1	Load
K421	B24C	16	Wait Input
K431	E07C	16	F. H.
K522	B22A	16	Sample
K523	B22C	16	Sample
K532	E06A	16	Enable
K907	E03C	2	Program Step
N320	B27B	1	External Probe
N322	A09B	2	B Cycle 75
M500	F83A	21	Bit 0
M501	F83B	21	Bit 1
M502	F83C	21	Bit 2
M503	F84A	21	Bit 3
M504	F84B	21	Bit 4
M505	F84C	21	Bit 5
M506	F102A	21	Bit 6
M507	F102B	21	Bit 7
M508	F102C	21	Bit 8
M509	F103A	21	Bit 9
M510	F103B	21	Bit 10
M511	F103C	21	Bit 11
V521	C11B	16	Odd Resync Time Sample
V531	E71C	16	Start Timing Chain
V911	B13C	2	Resync Time X5
W400	A02	3	Ext. → INP
W401	A03A	3	Ext. → INP
W410	A04	3	PER → INP
W411	A03C	3	PER → INP

F I^{---} Translators

I^{---} Inverters

Buffer Cable

FORM 510







REV. AUTH.	ENG. DRW. CHK.	APPROVED	REVISIONS
APPROVED			
CHECKED			
DRAWN	R D S	8-11-61	
DESIGNED			

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED): TOLERANCE | VALUE | SIZE

RESISTORS

CAPACITORS

TITLE: INPUT

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20301700 F

PAGE 17

TERM	LOCATION	PAGE	DEFINITION
I023	D124B	10	Bit 3 I^{---} Inverters
I063	D126B	10	Bit 11 I^{---} Inverters
I113	D120B	10	Bit 6 I^{---} Inverters
I400	E73	17	HSP Select
J930	C08C	1	MC
K321	B29C	16	Wait Output
M934	A44C	22	Tape Leader
N322	A09B	2	B Cycle 75
Z001	D73C	9	Bit 0 } Z Register
Z011	D72C	9	Bit 1
Z021	D71C	9	Bit 2
Z031	D70C	9	Bit 3
Z041	D69C	9	Bit 4
Z051	D68C	9	Bit 5
Z061	D67C	9	Bit 6
Z071	D66C	9	Bit 7

FORM 510



REV.	AUTH.	DATE	REQ.	DWN.	CHK.	APPROVED
REVISIONS						
-						

APPROVED
CHECKED
DRAWN - R. SIMMONS 7-11-61
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
PUNCH OUTPUT

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20301800 C

PAGE
18

Note: Terms not in alpha-numeric order

TERM	LOCATION	PAGE	DEFINITION
F206	D26B	5	B_3
F248	C102C	5	75
F563	C123B	6	0100 4 quarter
F583	B21C	6	10, 20, 30, 40 → R
F585	B14C	6	0120_8
I506	E09C	20	Clear Buffer Controls
I536	F50A	21	Compare (BER = BXR)
I585	B25C	20	Storage Sequence Interrupt
J003	D08A	2	E1
J007	C13C	2	1 quarter
J032	C34B	2	4
J033	C33C	2	E-4 quarter
J035	D06C	2	E-4 quarter
J040	D01C	2	E-4 quarter
J232	E08C	2	D + Buffer Cycle
J441	C45A	16	I/O Seq. Control
J916	C42C	1	Load Or Enter Or Sweep
J936	C43A	2	C Or Buffer Cycle
J938	F09A	1	MC + RUN
J939	C21C	1	MC
M900	A13B	22	MC
M935	A13C	22	Man. Interrupt
M937	A14A	22	Selective Jump
M938	A14B	22	Selective Jump
M939	A14C	22	Selective Jump
N321	E37B		DX5 · BFR
V001	A45A	1	T-1
V003	A44A	1	T-3
V107	F21C	20	T-7
X911	F29C	20	Storage Seq. Interrupt
F553	B115A	6	7200 + 7300 + Forced 71XX

FORM 510



REV.	AUTH.	DATE	REQ.	DWN.	CHK.	APPROVED
REVISIONS						
-						
APPROVED	-					
CHECKED	-					
DRAWN	-					
DESIGNED	-					

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
INTERRUPT

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20301900 R

PAGE
19

NOTE: Terms not in complete alphanumeric order.

TERM	LOCATION	PAGE	DEFINITION
F003	D45C	4	Bit 6 F Register
F207	D27A	5	$\overline{70}$, $\overline{71}$
F235	D12C	5	75
F248	D102C	5	75
F250	C21A	5	B → C or 75
F300	F128A	6	$\overline{\text{Bit 0}}$
F301	F128C	6	Bit 0
F310	F127A	6	$\overline{\text{Bit 1}}$
F313	F113C	6	Bit 1 > F^1 Register
F323	C119A	6	Bit 2
F343	B129A	6	Bit 4
F502	F111C	6	00000X
F503	F111A	6	$\overline{00000X}$
F513	E106A	6	$XX00_8$
F517	E103C	6	XX0X > F^1 Translators
F551	C114C	6	XXXX01
F552	C114A	6	XXXX10
F555	C119C	6	Bit 2 F^1 Register
F557	C121A	6	X2, $3XX_8$
F562	E105A	6	(0100 + 0105 + 0106 + 7200 + 7300) $\overline{\text{BFR Cycle}}$
F563	E105C	6	$\overline{0100}$ 4th + BFR Cycle
F564	C120B	6	010X 4th quarter
F568	B113A	6	7200 4th quarter
F569	B113C	6	7300 4th quarter
F570	B112B	6	$XXX0_8$
F572	B114C	6	7200 4 quarter Or 0100 4 quarter
F575	D21C	6	015X, 016X, INT
F577	E77C	5	01, 3rd, 4th, OTR
H211	B32	2	$\overline{X36}$ $\overline{X37}$ B Cycle
I534	F51A	21	$\overline{\text{Compare}}$
I535	F51C	21	$\overline{\text{Compare}}$
I536	F50A	21	Compare (BER = BXR)
J002	D36B	2	$\overline{\text{E-1}}$ quarter
J003	D08A	2	E-1 quarter
J011	C38C	2	2 quarter
J013	B01A	2	$\overline{\text{E-2}}$ quarter
J014	B01C	2	E-2 quarter
J020	C37B	2	E-3 quarter
J032	C34B	2	4 quarter
J034	C33A	2	4th quarter
J035	D05C	2	$\overline{\text{E-4}}$ quarter
J036	E04C	2	E-4 quarter
J037	E19A	2	$\overline{4}$ quarter
J038	E19C	2	4 quarter
J040	D01C	2	$\overline{\text{E-4}}$
J102	A21C	1	$\overline{\text{Recirc}}$
J226	E21C	2	C Cycle
J248	F15A	2	B Cycle
J270	E67C	19	$\overline{\text{Interrupt}}$
J533	E07A	16	Enable
J927	B16C	16	Wait INPUT
J930	C08C	1	MC
J931	D06A	17	$\overline{\text{PER}}$ And $\overline{\text{LOAD}}$
J933	C125	16	Output Cable Gates L300 - L305
J938	F09A	1	$\overline{\text{MC}}$
J939	C21C	1	MC
K321	B29C	16	Wait Output
K322	B28A	16	$\overline{\text{Function Ready}}$

ITL
20

TERM	LOCATION	PAGE	DEFINITION
K441	A06	16	I/0 Sequence Control
K802	A22A	2	Resync Counter
K803	A22C	2	Resync Counter X1
K810	A20A	2	Resync Counter
K813	A19C	2	Resync Counter X1
M330	A17B	16	Output Resume
M512	F14A	20	Output Resume
M513	F14B	20	Input Ready
M514	F14C	20	Input Disconnect
M915	A17A	16	Function Ready
N013	D55	1	Toggle A^1
N111	D52	1	Clear A^1
N113	D51	1	Toggle A^1
N321	E37B	1	$\overline{\text{T-5 (D + BFR Cycle)}}$
V000	A46B	1	TX0
V004	A44C	1	TX4
V005	A41B	1	TX5
V007	A39B	1	TX7
V105	A39A	1	T-5
V106	F21A	20	TX6
V107	F21C	20	TX7
V901	C14A	2	Resync Timing X5
V903	C10A	2	Resync Timing X7
V912	C10C	2	Resync Timing X6
V922	B13A	2	Resync Timing X6
I503	F22C	16	Output Resume
J925	A12A	16	$\overline{\text{Function Ready}}$
I502	F23C	16	$\overline{\text{Output Resume}}$

TRANSLATIONS	
TERM	DESIGNATES
F563	0100 @ 4
F568	7200 @ 4
F572	7200 @ 4 + 0100 @ 4
F569	7300 @ 4
F202	B → C
J27C	INTERRUPT

BFR INPUT CABLES

J21 J22 — J533 K441 (I/O) J927 (WI) I572

INPUT REQUEST — F13B L513 — X907 X901 X903 X917 — S

INPUT READY — F14B M513 — I504; I550 I580 — R

INPUT DISCONNECT — F14C M514 — I500; I506 I580 — V

BFR OUTPUT CABLES

J23 J24

OUTPUT RESUME — F14A M512 — I502; X907 I580 — S

FUNCTION READY — F12A L514 — F235 (75) I577; Y516 5 μSEC CO2-6 — T

MASTER CLEAR — F12B L515 — J930 (MC) — U

INFORMATION READY — F13A L512 — X901 X917 I559 X907; I575 K321 J533 — R

X902 X904 I580 — F24A I598 — F515; X914

J931 X914 — F20C I570 — F20A I571; F19C I572; F19A I573 — BFR CABLE TO INPUT

J933 X914 — F18C I574 — F18A I575; F17C I576; F17A I577 — Z TO BFR CABLE (OUTPUT)

N113 F568 — F563 J036 N113 X909; M512 V922 X917 — BLOCK SEQ. INT — X906 F28 X907 — V922 I551; X902 X904 V912

V106 F568 — V106 X909 J034 F563; I597 J014 — BUFFER READY — X900 F30 X901 — I584

I580; K802 K810 X906 — BUFFER ENABLE — X916 E24 X917

I594 I587 X913 V912

J037 (4) — F250 J248 (B) — F31A I587 — I536; I582 V005

STORAGE SEQUENCE INTERRUPT — X910 F29 X911

V004 J036 (E4) — I584

V000 — BUFFER CYCLE — X908 F32 X909 — V903

B25A I586 — B25C I585

F10A I549 — F10C I557; E104A I578; E104C I579

F56C I581

B23A I596 — B23C I597

F104C I562 — F104A I563; F105C I564; F105A I565

F57B I590 — F58A I591; F58C I592; F59A I593; F59C I594

0104 (4) — F564 F323 F300 F310 — J035 J038 I536 BXR = BER

J938 (MC) — F31C I583 — F15C I584 — CLEAR BFR CONTROLS

INPUT BUFFER DISCONNECT — M514 X917 X915 — E09C I506

0100 OR 7200 @ 33 — N013 F572 — BUFFER INPUT — X902 F26 X903 — I584; L450 (IBA)

7300 @ 33 — N013 F569 — BUFFER OUTPUT — X904 F27 X905 — I584; L451 (OBA)

COMPARE LOCKOUT — X902 X904 N321 — X920 E74 X921 — I534; I535

F09C I582 — BUFFER BUSY — (0OXX, 01XX) F503

BFR BUSY — X914 F16 X915 — J939

M512 M513 M514 — E01C I580 — J925 M330 I503

X902 X904 J925 I502

0106 (4) — F564 F555 F552 F562 — F49A I522 — A → BXR

0105 (4) — F564 F555 F551 F562 — J037 I585 — F49C I566

016 · C4 — F575 F343 J226 J038

H107 F78 V107 F21C — F33B I523; F47B I524; F48B I525

V005 — H106 F42 V106 F21A — F60B I567; F74B I568; F75B I569 — A' → BER

OUTPUT BUFFER — J011 (2) X905 I564

BLOCK STORE — F570 F564 F207 — F50C I546

C15C I554 — V105 — CLEAR BFR — H241 F25 I547 I548 — F79B F80B

INPUT BUFFER — X903 X907 V107

F108B I555; F109B I556 — I' → BFR

X901 X903 M513 X917 — F81C I550 — F82A I553; F82C I552; F81A I551 — BUFFER REGISTER INPUT GATES

X905 — F106C I558 — F106A I559; F107C I560; F107A I561 — BUFFER REGISTER OUTPUT GATES

I557 X903 J020 — INPUT BUFFER

OUTPUT BUFFER — I579 X905 X901 J013

F76B I510 — J040 F577 F517 F301 F555 F313 — 0107 @ 4

016X @ C2 — F575 F343 J226 J014

F56A I511; F55C I512; F55A I513 — BER → Q

I549

K803 K813 I582 J102 X906 J003 — BUFFER STEP — X912 A42 X913 — A21A I588 — I585

V107 I581 — J930 (MC)

REV.	AUTH.	DATE	REQ. DRW.	CHK.	APPROVED
			REVISIONS		
	-				
APPROVED					
CHECKED					
DRAWN	E. STRAITON	7-25-61			
DESIGNED					

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE: BUFFER CONTROL

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20302000 A

PAGE: 20

TERM	LOCATION	PAGE	DEFINITION
A002	E80A	7	Bit 0
A003	E80C	7	Bit 0
A012	E81A	7	Bit 1
A013	E81C	7	Bit 1
A022	E82A	7	Bit 2
A023	E82C	7	Bit 2
A032	E83A	7	Bit 3
A033	E83C	7	Bit 3
A042	E84A	7	Bit 4
A043	E84C	7	Bit 4
A052	E85A	7	Bit 5
A053	E85C	7	Bit 5
A062	E87A	7	Bit 6
A063	E87C	7	Bit 6
A072	E88A	7	Bit 7
A073	E88C	7	Bit 7
A082	E89A	7	Bit 8
A083	E89C	7	Bit 8
A092	E90A	7	Bit 9
A093	E90C	7	Bit 9
A102	E91A	7	Bit 10
A103	E91C	7	Bit 10
A112	E92A	7	Bit 11
A113	E92C	7	Bit 11
A200	C73A	11	Bit 0
A201	C73C	11	Bit 0
A210	C72A	11	Bit 1
A211	C72C	11	Bit 1
A220	C71A	11	Bit 2
A221	C71C	11	Bit 2
A230	C70A	11	Bit 3
A231	C70C	11	Bit 3
A240	C69A	11	Bit 4
A241	C69C	11	Bit 4
A250	C68A	11	Bit 5
A251	C68C	11	Bit 5
A260	C67A	11	Bit 6
A261	C67C	11	Bit 6
A270	C66A	11	Bit 7
A271	C66C	11	Bit 7
A280	C65A	11	Bit 8
A281	C65C	11	Bit 8
A290	C63A	11	Bit 9
A291	C63C	11	Bit 9
A300	C62A	11	Bit 10
A301	C62C	11	Bit 10
A310	C61A	11	Bit 11
A311	C61C	11	Bit 11
I001	E123A	10	Bit 0
I003	D125A	10	Bit 0
I011	E123C	10	Bit 1
I013	D129B	10	Bit 1
I021	E122A	10	Bit 2
I023	D124B	10	Bit 2
I031	E122C	10	Bit 3
I033	D125C	10	Bit 3
I041	E121A	10	Bit 4
I043	D123A	10	Bit 4
I051	E121C	10	Bit 5
I053	D123C	10	Bit 5
I061	E120A	10	Bit 6
I063	D126B	10	Bit 6
I071	E120C	10	Bit 7
I073	D122B	10	Bit 7
I081	E119A	10	Bit 8
I083	D121A	10	Bit 8
I091	E119C	10	Bit 9
I093	D121C	10	Bit 9
I101	E118A	10	Bit 10
I103	C121C	10	Bit 10
I111	E118C	10	Bit 11
I113	D120B	10	Bit 11
I523	F33B	20	A → BXR
I524	F47B	20	A → BXR
I525	F48B	20	A → BXR
I547	F79B	20	Clear Buffer
I548	F80B	20	Clear Buffer
I551	F81A	20	Buffer Input
I552	F82C	20	Buffer Input
I553	F82A	20	Buffer Input
I555	F108B	20	I → Buffer Register
I556	F109B	20	I → Buffer Register
I559	F106A	20	Buffer Register → Buffer Cable
I560	F107C	20	Buffer Register → Buffer Cable
I561	F107A	20	Buffer Register → Buffer Cable
I567	F60B	20	A^1 → BER
I568	F74B	20	A^1 → BER
I569	F75B	20	A^1 → BER
I575	F18A	20	Z → Buffer Cable
I576	F17C	20	Z → Buffer Cable
I577	F17A	20	Z → Buffer Cable
J208	C26A	3	7677
X921	E74C	20	Compare Lockout

A Register

A^1 Register

I Iverters

FORM 510



NOTES:
1. "LI--, L2--" CARDS SHOWN GO TO DIGITAL DISPLAY CONTROL RELAYS.
2. "L5--" SHOWN FEED THE BUFFER OUTPUT CABLE.

REV.	AUTH.	DATE	REQ.	DWN.	CHK.	APPROVED
REVISIONS						
	-					
APPROVED	-					
CHECKED	-					
DRAWN	-	E. STRAITON				7-28-61
DESIGNED	-					

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE: BUFFER REGISTERS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20302100 C

PAGE 21



DISPLAY MODULE WIRING



DISPLAY UNIT	(9) RED	(10) GREEN	(11) BLUE
DS01		S02-G	KC16-7
DS02	KC04-16		DS01-11
DS03	DS02-9		KC16-10
DS04		S02-M	DS03-11
DS05	KC13-7	S07-G	
DS06	DS05-9	DS07-10	
DS07	KC13-10	KC17-7	
DS08	DS07-9	S07-M	
DS09	KC14-7	S12-G	
DS10	DS09-9		
DS11	KC14-10		
DS12	DS11-9	S12-M	

* NOTE:
FOR AUTO-STEP OPERATION PLACE RUN-STEP SWITCH IN STEP AND DEPRESS ANY SELECTIVE JUMP SWITCH. CARDS SHOWN ON THIS DIAGRAM ARE LOCATED ON CARD RACK (CHASSIS 10200).

REV. AUTH. DATE REQ. DRW. CHK. APPROVED
REVISIONS
APPROVED
CHECKED
DRAWN 9-22-66
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
CONSOLE (10200)

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20302200 A

PAGE
22



REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS						
APPROVED						
CHECKED						
DRAWN						
DESIGNED						

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
RELAY CHASSIS (10200)

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20302300 D

PAGE
23.0



REFERENCE DRAWINGS	

COMPONENTS (UNLESS OTHERWISE INDICATED)	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE: RELAY CHASSIS (10200)

REVISIONS — REV. | AUTH. | DATE | REQ. | DEV. | CHK. | APPROVED

DESIGNED - | DRAWN - | CHECKED - | APPROVED -

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20302300 C

PAGE: 23.1


1
2
3
4
5
6
A
B
C
D
2E03
2E04
-TERMINAL ON 250 µf COND
2E02-2
KC15-5
KC05-4
KC04-4
2E02-5
22Ω 1/4W
100Ω 1/4W
1.0
T1G
2.2K 2W
G296'S
A41C
1J10-X
M916
J214
M936 (AUTO-STEP)
KC05-1
KC04-1
T01
2E02
-18VDC
KD08
-20VDC
KC06
GRD
+20VDC
KC07
6.3 VAC
AC HI
2E05-6
AC LO
2E05-5
KC05
KC04
READER
2E06
FOR DESTINATIONS SEE PAGE 25.
PUNCH POWER
OUT OF TAPE SWITCH
F06
4J11
L
M
PUNCH LOGIC CHASSIS
6J01
W
X
2E01-2 (+20V)
2E01-1 (-20V)
UNCONTROLLED 6.3 VAC
UNCONTROLLED -16V
KC10 B43C L433 1J09 INPUT / SELECT Y
KC09 B44A L432 OUTPUT / SELECT Z
KD01 B45A L451 1J10 OBA B
KD02 B44C L450 IBA A
KC15 B47A L430 RUN K
KC14 B42C L707 MCS SEL. ERROR (RED IN P) C
KC13 B42B L436 1J09 TIMING FAULT (RED IN A) X
KC17 B48B L461 I.L.SET P
KC18
KC15
CONTROLLED -16V
KC01 B46A L700 1J10 BIT 0 F
KC02 B46B L701 BIT 1 H
KC03 B46C L702 BIT 2 J
KD03 B45B L705 IND. D
KD06 B47B L703 REL N
KD05 B45C L706 BFR E
KD04 B47C L704 DIR M
KC16 B42A L434 1J09 BLUE IN Z (INSTR) W
KC08 B44B L431 ERR a
KC11 B43B L213 B+A V
KC12 B43A L212 B+D U
STATUS DS14
MCS MODE (DS13)
CONSOLE
PUNCH KC04
KC04 12 13
ST05
ST06
KC05 READER
KC05 6 7
ST11
ST12
KC07
KC06
DS15
"ON" LT IN S14
USE THIS DIAGRAM FOR SERIAL #120 AND UP
CARDS SHOWN ON THIS DIAGRAM ARE LOCATED IN CARD RACK (CHASSIS 10200).
KA18-6 KA12-6 KA09-6 KA06-6 KA03-6
KC03-6 KB18-6 KB15-6 KB12-6 KB09-6 KB06-6 KB03-6
KC18
KC09
KC17
KC13
KC14
DS05-9 DS07-9
RED IN A
S07-L
IND. A DISPLAY
DS07-11 BLUE IN A (INTERRUPT LOCKOUT)
KC04 15 16
RED IN Z
S12-H IND. P DISPLAY
DS11-9 DS09-9
RED IN P
TYPICAL OCTAL DISPLAY CONNECTIONS
DIGITAL DISPLAY TERMINAL ON DS01
KA13
KA14
KA15
KC16
S02-L
IND. Z DISPLAY
DS03-11
DS01-11
BLUE IN Z
THESE TERMINALS CONNECTED AS DS01 ABOVE, BUT KA13,14,15 BECOME KC01,02,03.
DS13
KD03 IND. 1
KD04 DIR 5
KD05 BFR 3
KD06 REL 4
KC11 KC12 A 11
B 8
C 9
D 10
(RED) STOP 2
(GREEN) RUN 0
ERROR 6
KC10 SELECT 5
OUT 1
IN 3
KD01 OBA 7
KD02 IBA 4
DS14
CONTROLLED 6.3 VAC
REFERENCE DRAWINGS
COMPONENTS (UNLESS OTHERWISE INDICATED)
TOLERANCE
VALUE
SIZE
RESISTORS
CAPACITORS
TITLE
RELAY CHASSIS (10200)
CONTROL DATA CORPORATION
PROJECT OR PRODUCT
160-A
DRAWING NUMBER
20302300
PAGE
23.2
REVISIONS
APPROVED
CHECKED
DRAWN
DESIGNED













REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS						
APPROVED						
CHECKED						
DRAWN	I. MAN	10-20-61				
DESIGNED						

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE

PAPER TAPE READER CIRCUITS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20302400

PAGE: 24



REV	AUTH	DATE	REQ. DRW.	CHK.	APPROVED
REVISIONS					

APPROVED
CHECKED
DRAWN R.D.S 10-6-61
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
HIGH-SPEED PUNCH

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20302500 B

PAGE
25.0



USE THIS DIAGRAM FOR SERIAL #75 AND UP

REV.	AUTH.	DATE	REQ.	INIT.	CHK.	APPROVED
REVISIONS						
			-			
APPROVED						
CHECKED						
DRAWN	-	R.O.S				10-6-61
DESIGNED	-					

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE

HIGH − SPEED PUNCH

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20302500

PAGE: 25.1



* PINS "R" AND "N" ARE WIRED TO 15-PIN CONNECTORS WHICH ARE NOT USED BY THE 160-A.

USE THIS DIAGRAM WITH AULT MODEL 200205 PUNCH CONTROL UNIT POWER SUPPLY.

REV. AUTH. | DATE | REQ. DRW. CHK. APPROVED
REVISIONS
APPROVED
CHECKED
DRAWN E. STRAITON 1-18-62
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
HIGH-SPEED PUNCH

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20302500

PAGE
25.2



REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS	-					
APPROVED	-					
CHECKED	-					
DRAWN	-	R. R. M.				7-11-61
DESIGNED	-					

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE

SCHEMATIC DIAGRAM STORAGE CIRCUITS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: 160-A

DRAWING NUMBER: 20302600

PAGE 26



NOTE:
THESE CARDS ARE LOCATED ON CARD RACK (CHASSIS 10200).

REV.	AUTH.	DATE	REG.	DRW.	CHK.	APPROV'D
REVISIONS						

APPROVED
CHECKED
DRAWN
DESIGNED

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE
REGISTER SET (M) CARDS

CONTROL DATA CORPORATION

PROJECT OR PRODUCT
160-A

DRAWING NUMBER
20302700

PAGE
27

TERM	LOCATION	PAGE	DEFINITION	
A001	C60C	7	Bit 0	A Register
A011	C59C	7	Bit 1	
A021	C58C	7	Bit 2	
A031	C57C	7	Bit 3	
A041	C56C	7	Bit 4	
A051	C55C	7	Bit 5	
A061	C54C	7	Bit 6	
A071	C53C	7	Bit 7	
A081	C52C	7	Bit 8	
A091	C51C	7	Bit 9	
A101	C50C	7	Bit 10	
A111	C49C	7	Bit 11	
A201	C73C	11	Bit 0	A^1 Register
A211	C72C	11	Bit 1	
A221	C71C	11	Bit 2	
A231	C70C	11	Bit 3	
A241	C69C	11	Bit 4	
A251	C68C	11	Bit 5	
A261	C67C	11	Bit 6	
A271	C66C	11	Bit 7	
A281	C65C	11	Bit 8	
A291	C63C	11	Bit 9	
A301	C62C	11	Bit 10	
A311	C61C	11	Bit 11	
F003	D45C	4	Bit 6	F Register
F013	E38C	4	Bit 7	
F023	D39C	4	Bit 8	
F033	E36C	4	Bit 9	
F043	E35C	4	Bit 10	
F053	E20C	4	Bit 11	
F301	F128C	6	Bit 0	F^1 Register
F311	F127C	6	Bit 1	
F321	F126C	6	Bit 2	
F331	F125C	6	Bit 3	
F341	F124C	6	Bit 4	
F351	F123C	6	Bit 5	
P001	C85C	8	Bit 0	P Register
P011	C84C	8	Bit 1	
P021	C83C	8	Bit 2	
P031	C82C	8	Bit 3	
P041	C81C	8	Bit 4	
P051	C80C	8	Bit 5	
P061	C79C	8	Bit 6	
P071	C78C	8	Bit 7	
P081	C77C	8	Bit 8	
P091	C76C	8	Bit 9	
P101	C75C	8	Bit 10	
P111	C74C	8	Bit 11	
S001	D85C	8	Bit 0	S Register
S011	D84C	8	Bit 1	
S021	D83C	8	Bit 2	
S031	D82C	8	Bit 3	
S041	D81C	8	Bit 4	
S051	D80C	8	Bit 5	
S061	D79C	8	Bit 6	
S071	D78C	8	Bit 7	
S081	D77C	8	Bit 8	
S091	D76C	8	Bit 9	
S101	D75C	8	Bit 10	
S111	D74C	8	Bit 11	

FORM 510

TERM	LOCATION	PAGE	DEFINITION	
X001	F67D	21	Bit 0	Buffer Entrance Register
X011	F66D	21	Bit 1	
X021	F65D	21	Bit 2	
X031	F63D	21	Bit 3	
X041	F62D	21	Bit 4	
X051	F61D	21	Bit 5	
X061	F67B	21	Bit 6	
X071	F66B	21	Bit 7	
X081	F65B	21	Bit 8	
X091	F63B	21	Bit 9	
X101	F62B	21	Bit 10	
X111	F61B	21	Bit 11	
X201	F34C	21	Bit 0	Buffer Exit Register
X211	F35C	21	Bit 1	
X221	F36C	21	Bit 2	
X231	F37C	21	Bit 3	
X241	F38C	21	Bit 4	
X251	F39C	21	Bit 5	
X261	F40C	21	Bit 6	
X271	F41C	21	Bit 7	
X281	F43C	21	Bit 8	
X291	F44C	21	Bit 9	
X301	F45C	21	Bit 10	
X311	F46C	21	Bit 11	
X401	F88C	21	Bit 0	Buffer Data Register
X411	F89C	21	Bit 1	
X421	F90C	21	Bit 2	
X431	F91C	21	Bit 3	
X441	F92C	21	Bit 4	
X451	F93C	21	Bit 5	
X461	F94C	21	Bit 6	
X471	F95C	21	Bit 7	
X481	F96C	21	Bit 8	
X491	F97C	21	Bit 9	
X501	F98C	21	Bit 10	
X511	F99C	21	Bit 11	
Z001	D73C	9	Bit 0	Z Register
Z011	D72C	9	Bit 1	
Z021	D71C	9	Bit 2	
Z031	D70C	9	Bit 3	
Z041	D69C	9	Bit 4	
Z051	D68C	9	Bit 5	
Z061	D67C	9	Bit 6	
Z071	D66C	9	Bit 7	
Z081	D65C	9	Bit 8	
Z091	D63C	9	Bit 9	
Z101	D62C	9	Bit 10	
Z111	D61C	9	Bit 11	

FORM 510


1
2
3
4
5
6
A
B
C
D
M012 B32A J601
M013 B32C J603
M014 B33A J605
M112 B19A J611
M113 B19C J613
M114 B14A J615
M212 B05A J621
M213 B05C J623
M214 B14C J625
B34A L000 KA01 DS09
B34B L001 KA02
B34C L002 KA03
B35A L003 KA04 DS10
B35B L004 KA05
B35C L005 KA06
B36A L006 KB01 DS11
B36B L007 KB02
B36C L008 KB03
B37A L009 KB04 DS12
B37B L010 KB05
B37C L011 KB06
KC15-5
B20A L100 KA07 DS05
B20B L101 KA08
B20C L102 KA09
B21A L103 KA10 DS06
B21B L104 KA11
B21C L105 KA12
B22A L106 KB07 DS07
B22B L107 KB08
B22C L108 KB09
B23A L109 KB10 DS08
B23B L110 KB11
B23C L111 KB12
B06A L200 KA13 DS01
B06B L201 KA14
B06C L202 KA15
B07A L203 KA16 DS02
B07B L204 KA17
B07C L205 KA18
B08A L206 KB13 DS03
B08B L207 KB14
B08C L208 KB15
B09A L209 KB16 DS04
B09B L210 KB17
B09C L211 KB18
B29B J600 B28A M012
B30B J602 B28B M013
B31B J604 B28C M014
B16B J610 B15A M112
B17B J612 B15B M113
B18B J614 B15C M114
B02B J620 B01A M212
B03B J622 B01B M213
B04B J624 B01C M214
P-REG.
F-REG.
S-REG.
BFR
BFR EXIT
BFR ENT.
S12
S07
S02
KC13
KC16
KC14
6.3V
DS12-10
DS09-10
DS05-10
DS08-10
DS01-10
DS04-10
ALL CARDS ON THIS DIAGRAM ARE LOCATED ON CARD RACK (CH. 10200).
REFERENCE DRAWINGS
COMPONENTS (UNLESS OTHERWISE INDICATED)
TOLERANCE
VALUE
SIZE
RESISTORS
CAPACITORS
REVISIONS
REV. AUTH. DATE
APPROVED
CHK.
REG. DRW.
DESIGNED
CHECKED
DRAWN
APPROVED
9-25-61
E.A.B
CONTROL DATA CORPORATION
PROJECT OR PRODUCT
160-A
DRAWING NUMBER
20302800
TITLE
REGISTER DISPLAY CONTROLS
PAGE
28



NOTE:

COMPONENTS INDICATED BY DOTTED LINES ARE LOCATED ON THE MAIN CABINET UNLESS OTHERWISE SPECIFIED.

* CONNECTION STRIP 2E06 IS NOT INSTALLED ON SERIALS BELOW # 75

REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS	-	APPROVED	-			
		CHECKED	-			
		DRAWN	-			
		DESIGNED	-			

REFERENCE DRAWINGS

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

TITLE

POWER DISTRIBUTION

CONTROL DATA CORPORATION

PROJECT OR PRODUCT

160-A

DRAWING NUMBER

20302900 A

PAGE 29



NOTES:

1. POWER SUPPLY SERIALS 1-30 CONTAIN THE ABOVE CIRCUITS.
2. RESISTANCE VALUES SELECTED AT TIME OF INITIAL TESTING AT FACTORY.
3. SUPPLIES AFTER SERIAL 31 DO NOT CONTAIN R11, R47, R48, OR C22.

FOR PARTS LIST - SEE AULT POWER SUPPLY MANUAL - PUB. NO. 60107300

REV.	AUTH.	DATE	REQ.	DRW.	CHK.	APPROVED
REVISIONS						
-						
APPROVED -						
CHECKED -						
DRAWN - R. D. S.						10 18 61
DESIGNED -						

REFERENCE DRAWINGS

POWER SUPPLY - PARTS LIST	XCP 224022

COMPONENTS (UNLESS OTHERWISE INDICATED)

	TOLERANCE	VALUE	SIZE
RESISTORS		OHMS	1/2 W
CAPACITORS		UF	

TITLE: SCHEMATIC 160-A POWER SUPPLY

CONTROL DATA CORPORATION

PROJECT OR PRODUCT: AULT 200145A

DRAWING NUMBER: XCP 22402100

60 CPS | PAGE 30

COMMENT SHEET

MANUAL TITLE CONTROL DATA 160-A Computer
Customer Engineering Diagrams

PUBLICATION NO. 60014200 REVISION _____

FROM: NAME: _____

BUSINESS ADDRESS: _____

COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

CUT ALONG LINE

FORM CA231 REV. 1-67

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

COMMENT SHEET

MANUAL TITLE CONTROL DATA 160-A Computer
Customer Engineering Diagrams

PUBLICATION NO. 60014200 REVISION _____

FROM: NAME: _____

BUSINESS ADDRESS: _____

COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

CUT ALONG LINE

FORM CA231 REV. 1-67

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

LE

TAPE

FOLD

FOLD

FIRST CLASS
PERMIT NO. 8241

MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION
4201 North Lexington Ave.
St. Paul, Minnesota 55112

CUT ALONG LINE

FOLD

FOLD

LE

TAPE

FOLD

FOLD

FIRST CLASS
PERMIT NO. 8241

MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION
4201 North Lexington Ave.
St. Paul, Minnesota 55112

CUT ALONG LINE

FOLD

FOLD