

CAL DATA 1/35
EMULATE BOARD
(P/N C81080210)

DRAWING PACKAGE
C21518021-X3



california data processors

INTRODUCTION

This volume contains engineering drawings for the Cal Data 1/35 Emulate Board, part number C81080210.

Table 1 lists the engineering drawings contained in this document. Material parts lists are included as part of each assembly drawing.

Components are identified, where applicable, by both the suggested manufacturer's part number and the Cal Data part number. In general, commercially available parts conform to specifications published by the manufacturer; however, Cal Data component specifications dictate the performance of all component parts used.

Schematics use industry standard designations where applicable (e.g., 7401, 2N5769). These designations are for convenience only and do not necessarily imply that these specific parts are used. The parts lists contain the accurate identification of individual parts.

Table 1. Drawings in this Document

NUMBER	TITLE
C21518022	Theory of Operation, Cal Data 1/35 Emulate Board
C41900101	Emulation Board Set, Cal Data Basic 1/35
C81080210	Board Assembly, Cal Data 1/35 Emulate
C21080210	Board Schematic, Cal Data 1/35 Emulate
C41200101	Firmware Listing, Cal Data 1/35 Emulation

CAL DATA 1/35
EMULATE BOARD
(P/N C81080210)

DRAWING PACKAGE
C21518021-X3

DOCUMENT C21518021
Revision X3
October 1974

Cal Data and MACROBUS are trademarks of
California Data Processors




ENGINEERING SPECIFICATION

CAL DATA BASIC 1/35

EMULATION BOARD SET

The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

<i>W. J. ...</i>	8-20-74	 california data processors	TITLE CAL DATA BASIC 1/35 EMULATION BOARD SET		
APPROVAL	8-22-74		SIZE A	DOCUMENT NUMBER	REV.
<i>W. J. ...</i>	8-20-74			C41900101	01
<i>W. J. ...</i>	8-23-74		DS	SHEET 1 OF 7	PAGE

ENGINEERING SPECIFICATION

TABLE OF CONTENTS

	<u>Page</u>
1.0 SCOPE.....	3
2.0 APPLICABLE DOCUMENTS.....	3
3.0 EMULATION BOARD SET.....	3
3.1 BOARD ASSEMBLY, CONFIGURATION..... AND ROM SET REQUIRED	4
3.2 BOARD ASSEMBLY, CONFIGURATION..... AND ROM SET REQUIRED	4
3.3 BOARD SET IDENTIFICATION.....	5

ENGINEERING SPECIFICATION

1.0 SCOPE

This Specification defines the Basic Cal Data 1/35 Emulation Board Set.

2.0 APPLICABLE DOCUMENTS

In addition to the Cal Data documents referenced herein, the following documents provide additional information.


Cal Data Document Number	Description
C41000101	1/35 Instruction Set Specification
C41100101	1/35 Source Deck
C41200101	1/35 Listing
C41300101	1/35 Object Paper Tape
C41400101	Reserved
C41500101	Reserved
C41600101	Reserved
C41700101	Reserved
C41800101	Reserved
C41900101	1/35 ROM/PROM Device Set and Boards

3.0 EMULATION BOARD SET

The following Board Set must be configured with ROM Set as shown in Figures 2 and 3 for this unique Emulation.


Cal Data Part No.	Qty.	Description
C81080190	1	Board Assembly, Engine No. 2
C81080210	1	Board Assembly, Emulate

The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

ORIGINATOR		 california data processors	TITLE	
APPROVAL			Cal Data Basic 1/35, Emulation Board Set	
			SIZE	DOCUMENT NUMBER
			A	C41900101
			DS	REV. 01
			SHEET 2 OF 7	PAGE

Form 3-190

The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

ORIGINATOR		 california data processors	TITLE	
APPROVAL			Cal Data Basic 1/35, Emulation Board Set	
			SIZE	DOCUMENT NUMBER
			A	C41900101
			DS	REV. 01
			SHEET 3 OF 7	PAGE

Form 3-190

ENGINEERING SPECIFICATION

3.1 Board Assembly Configuration and ROM Set Required

The following ROM Set must be installed on Board Assembly C81080190 as shown in Figure 2.

Item No.	PROM Type	ROM Type	Cal Data Part No.	Board Location Code	Item No.	PROM Type	ROM Type	Cal Data Part No.	Board Location Code
1	C51333624	C51331624	C43000000	U55	13	C51333624	C51331624	C43000012	U56
2			C43000001	U47	14			C43000013	U48
3			C43000002	U45	15			C43000014	U46
4			C43000003	U43	16			C43000015	U44
5			C43000004	U35	17			C43000016	U36
6			C43000005	U33	18			C43000017	U34
7			C43000006	U25	19			C43000018	U26
8			C43000007	U23	20			C43000019	U24
9			C43000008	U21	21			C43000020	U22
10			C43000009	U13	22			C43000021	U14
11			C43000010	U11	23			C43000022	U12
12			C43000011	U9	24			C43000023	U10

3.2 Board Assembly Configuration and ROM Set Required

The following ROM Set must be installed on Board Assembly C81080210 as shown in Figure 3.

Item No.	PROM Type	ROM Type	Cal Data Part No.	Board Location Code	Item No.	PROM Type	ROM Type	Cal Data Part No.	Board Location Code
25	C51333624	C51331624	C43000024	U28	29	C51333256	C51331256	C43000028	U29
26			C43000025	U37	30			C43000029	U38
27			C43000026	U46	31			C43000030	U47
28			C43000027	U55	32			C43000031	U56

3.2.1 Reference Assembly Information

All ROM/PROM devices are marked with the last 5 digits of the part number, example: C43000014 is marked 00014.

The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

ORIGINATOR		california data processors	TITLE Cal Data Basic 1/35, Emulation Board Set		
APPROVAL			SIZE A	DOCUMENT NUMBER C41900101	REV. 01
			DS SHEET 4 OF 7	PAGE	

ENGINEERING SPECIFICATION

3.3 Board Set Identification

Both boards used in this Emulation Set must be identified as shown in Figure 1.

Identify this Board Set on the component side of both boards with this specification number. Lettering to be .12 high, black Epoxy paint, vertical Gothic and located approximately as shown.






Figure 1

The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

ORIGINATOR		california data processors	TITLE Cal Data Basic 1/35, Emulation Board Set		
APPROVAL			SIZE A	DOCUMENT NUMBER C41900101	REV. 01
			DS SHEET 5 OF 7	PAGE	

SPECIFICATION CONTROL DRAWING



The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

ORIGINATOR	california data processors			TITLE Cal Data Basic 1/35, Emulation Board Set
APPROVAL		SIZE A	DOCUMENT NUMBER C41900101	REV. 01
		DS	SHEET 6 OF 7	PAGE


REVISIONS						
REV.	CO		DRFT.	DATE	CHK'D	APPD.
01	-0	Released per D.R.N. DS00130	WB	8-16-77	WB	WB

ORIGINATOR	california data processors	TITLE Cal Data Basic 1/35, Emulation Board Set
APPROVAL		SIZE A
		DOCUMENT NUMBER C41900101
		REV. 01
		DS SHEET 7 OF 7 PAGE

Form 3-174

The information hereon is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any right to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

RELEASE STATUS				REVISIONS			
RELEASE LEVEL	APPROVED	DATE	REV.	ECO.	DESCRIPTION	ORIG.	DATE
EXPERIMENTAL			01		QUN DS00033	RM	2/17/74
ENGINEERING		3-21-74	02	DS00050-01		RM	3/1/74
PRODUCTION			03	DS00069-01		RM	5/27/74
			04	DS00063-01	SEE ECO	RM	5-15-74
			05	DS00084-01	SEE ECO	RM	5-22-74
			06	DS00114-01	SEE ECO	RM	7-19-74
			07	DS00134-01	SEE ECO	CK	8-16-74
			08	DS00141-01	SEE ECO	RM	8-22-74
			08	DS00162-02	SEE ECO	CK	9-13-74



- 6. THE R.O.M. SET IS SELECTED AND INSTALLED TO AGREE WITH SALES ORDER MARKETING CODE AS DEFINED BY CONFIGURATION SPECIFICATION C22285009
- 5. REFERENCE DOCUMENTS: PRODUCT SPECIFICATION: C22410016
TEST SPECIFICATION: C22413014
- 4. SERIAL NUMBER TO BE PREFIXED WITH A DIVISION CODE WHICH AGREES WITH PLACE OF MANUFACTURE: DS EQUAL, SANTA ANA - DE EQUAL, EDINA.
- 3. FOR BOARD SCHEMATIC, SEE C21080210
- 2. MARK ASSEMBLY LATEST REV. LETTER TO WHICH IT WAS BUILT. ASSY SERIAL NO. AND GIA FOUR DIGIT DATE CODE. LETTERING TO BE .12 HIGH BLACK EPOXY PAINT, VERTICAL GOTHIC AND LOCATED APPROX. AS SHOWN.
- 1. MAKE PER CAL DATA SPEC C21100010.


NOTES: UNLESS OTHERWISE SPECIFIED

JUMPER CHART	
FROM	TO
U72-16	U73-16
E1	J2-B11

SHOWN ON SHEET 2

SEE DETACHED L/M

ITEM	PART NO.	QTY.	DESCRIPTION
			TITLE
			BOARD ASSEMBLY, C.P.U., EMULATE
ORIGINATOR	LEVELAND	3-14-74	REV.
APPROVAL		3-21-74	08
			DOCUMENT NUMBER
			C81080210
			DO NOT SCALE PRINT
			SHEET 1 OF 2
			UNLESS OTHERWISE SPECIFIED FRACTIONS DECIMALS ANGLES



The information herein is the property of California Data Processors. It is to be used only for the specific purpose for which it was prepared. No part of this information is to be reproduced or transmitted in any form or by any means, electronic, mechanical, or otherwise, without the prior written permission of California Data Processors.

REVISIONS				
REV.	ECO.	DESCRIPTION	ORIG.	DATE
SEE SHEET 1				

		TITLE PRINTED WIRING BOARD CPU EMULAED	
ORIGINATOR		SIZE	REV.
APPROVAL		D	08
		DOCUMENT NUMBER	
		C61C30210	
		DO NOT SCALE PRINT	SHEET
		SCALE 1/1	4
		UNLESS OTHERWISE SPECIFIED	
		FRACTIONS	DECIMALS
		2	2
		ANGLES	2

LIST OF MATERIALS

ITEM NO.	QTY. REQD.	REFERENCE DESIGNATION	PART NUMBER	DESCRIPTION	NOTES	VENDOR	VENDOR PART NUMBER
1	1		C66080210	PRINTED WIRING BD. EMULATE			
2	2		C67680025	BUS BAR			
3	1	U98	C51323000	I.C. QUAD 2 NAND		TEX. INST.	SN74H00N-00
4	6	U5, 19, U20, 23, U31, 34	C51324000	QUAD 2 NAND			SN74S00N-00
5	10	U2, 16, U30, 68, U69, 70, U93, 95, U101, 102	C51324004	HEX INV.			SN74S04N-00
6	4	U3, 77, U84, 85	C51323005	HEX INV. W/OC			SN74H05N-00
7	1	U17	C51322008	QUAD 2 AND			SN7408N-00
8	1	U15	C51323010	TRIPLE 3 NAND			SN74H10N-00
9	7	U6, 18, U32, 39, U44, 45, U49	C51324010	TRIPLE 3 NAND			SN74S10N-00
10	6	U7, 9, 11, U35, 85, U96	C51324011	TRIPLE 3 AND			SN74S11N-00
11	2	U52, 53	C51322020	DUAL 4 NAND			SN7420N-00
12	4	U12, 22, U40, 42	C51324020	DUAL 4 NAND			SN74S20N-00
13	2	U33, 41	C51323030	8-IN-NAND			SN74H30N-00
14	5	U10, 54, U92, 99, U100	C51322038	QUAD 2 NAND W/OC			SN74S38N-00
15	2	U79, 97	C51323051	DUAL AND-OR-INVERT			SN74H51N-00
16	1	U8	C51324065	AND-OR-INV. OC			SN74S65N-00
17	3	U13, 14, U24	C51322074	DUAL-D FLIP-FLOP			SN7474N-00
18	1	U51	C51324086	QUAD 2-IN EXCL-OR			SN74S86N-00
19							
20	2	U25, 26	C51324112	DUAL JK FLIP-FLOP			SN74S112N-00
21	1	U61	C51324133	13-IN-NAND			SN74S133N-00
22	5	U43, 64, U65, 73, U74	C51322151	DATA SEL MUX			SN74151N-00
23	8	U21, 62, U63, 71, U72, 78, U86, 94	C51324151	DATA SEL MUX			SN74S151N-00
24	7	U48, 67, U76, 80, U83, 88, U91	C51324157	QUAD 2 TO 1 DATA SEL MUX			SN74S157N-00
25	3	U60, 81, U89	C51322175	QUAD D FLIP-FLOP			SN74175N-00
26	6	U27, 36, U66, 75, U82, 90	C51324175	I.C. QUAD D FLIP-FLOP		TEX. INST.	SN74S175N-00
27							

ORIGINATOR R. J. Lendon	DATE July 23, 74	TITLE BOARD ASSEMBLY - EMULATE
APPROVAL R. J. Lendon	DATE 7-24-74	DOCUMENT NUMBER C81080210
APPROVAL R. J. Lendon	DATE 7-24-74	SIZE B
APPROVAL R. J. Lendon	DATE 7-25-74	DS SHEET 3 OF 4
APPROVAL R. J. Lendon	DATE 7-25-74	PAGE 4
APPROVAL R. J. Lendon	DATE 7-25-74	REV. 03


LIST OF MATERIALS

ITEM NO.	QTY. RECD.	REFERENCE DESIGNATION	PART NUMBER	DESCRIPTION	NOTES	VENDOR	VENDOR PART NUMBER
28	4	U50, 57, U58, 59	C51324257	I.C. QUAD 2 TO 1 DATA SEL MUX		TEX. INST.	SN74S257N-00
29	7	Z1 THRU Z7	C58111010	HYBRID, HEX LOGIC			58111000
30	6	RM1 - R16	C54811050	RESISTOR NETWORK 560/620			54811050
31	1	RM7	C54811020	RESISTOR NETWORK 180/390			54811020
32	8	R2, 3, 10 THRU 14, 16	C54400285	RESISTOR 1K, 1/4 W, ±5%			RC07GF102J
33	1	R15	C54400275	RESISTOR 390Ω, 1/4 W, ±5%			RC07GF391J
34	3	R1, 5, 4	C54400277	RESISTOR 470Ω, 1/4 W, ±5%			RC07GF471J
35	4	R6, 7, 8, R9	C54400267	RESISTOR 180Ω, 1/4 W, ±5%			RC07GF131J
36	7	C1 - C7	C52326001	CAPACITOR 4.7μf, 20 V, +20%		COMP. INC.	CCD-020-475
37	84	C8 - C91	C52252500	CAPACITOR .01μf, 100 V, 20%		ERIE	805-024-Z5U
38	1	C92	C52213385	CAPACITOR 470pf,		CDE	CD15FD471J03
39	8		C56148000	SOCKET, 16 PIN, LOW PROFILE		SAE	CSA3100-16B
40	AR			ROM SET	6		
41							
42							
43							
44							
45							
46	AR		C37002750	WIRE, 24 AWG, SOLID COND. GRN		AM ENKA	T502 (1/24)

ORIGINATOR <i>C Kennedy</i>	9-17-79	TITLE	
APPROVAL		BOARD ASSEMBLY - EMULATE	
		SIZE	DOCUMENT NUMBER
		B	C81080210
		DS	SHEET 4 OF 4 PAGE
			REV. 08

The information herein is the property of California Data Processors. Transmission, use or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from the information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

RELEASE STATUS			REVISIONS				
RELEASE LEVEL	DES SERVICES	DATE	ZONE	LTR	DESCRIPTION	DATE	APPROVED
EXPERIMENTAL					REL PER DRN D500028	2-2-74	
ENGINEERING		2-20-74			REVISED PER ECO. D500063-01	5-14-74	
PRODUCTION					SMTS EFFECTED 1 THRU 8, 10, 14.		
ATTACHED E.O. RECORD							
E.O. NUMBER							
DATE							



REFERENCE DESIGNATIONS		
COMPONENT	HIGHEST NUMBER	NUMBERS NOT USED
CAPACITOR	C92	
HYBRID CKT	Z7	
INT CKT	U102	
RESISTOR	R16	
RES MODULE	RM7	

- ④ Z1 THRU Z7 ARE 58111010
 - ③ ALL CAPACITORS APPEAR ON SHEET 2
 - 2. REVISIONS TO THIS DOCUMENT WILL BE MAINTAINED ON A PER SHEET BASIS. FOR REVISION LOG SEE SHEET 2
 - ① FUNCTIONS CODED WITH THIS NOTE ARE ASSIGNED ON THE BACKPLANE AND ARE NOT USED ON THIS ASSEMBLY
- NOTES: UNLESS OTHERWISE SPECIFIED

PART/ASSY NO. & QTY PER ASSY		NOTE	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION / MATERIAL	SPEC/SOURCE	CODE IDENT NO.	FIND NO.
PART/ASSY REV LTR		DO NOT SCALE DRAWING		CONTRACT NO.		1	
APPLICATION		SCREW THREADS PER HANDBOOK M&B		DRAWN		1	
		COUNTERBORE AND SPOTFACE FILLET RADIUS TO BE AS MAXIMUM		CHECK		1	
		REMOVE ALL BURRS AND BREAK SHARP EDGES EQUIVALENT TO R0.05		ENGR		1	
		ROUGHNESS OF MACHINED SURFACES 125 PER UNAS 84-1		PROJ. ENGR		1	
		STANDARD HOLE TOLERANCE PER AND 32ND		TECH. DIR.		1	
		TOLERANCES ON DR = ± 0.003 IN ± 0.01 ANGLES = ± 0.01°		PROD. MGT.		1	
		INTERPRET DIMENSIONS AND TOLERANCES PER UNAS 755		PRODUCTION		1	
		DIMENSIONS ARE IN INCHES AND APPLY AFTER HEAT TREAT AND FINISH UNLESS OTHERWISE SPECIFIED		Q. A.		1	

california data processors
2019 south rocky street, santa ana, california 92705 (714) 558-8211

DWG TITLE
BOARD SCHEMATIC
C.P.U., EMULATE



SIZE CODE IDENT NO. DWG NO.
D 25 C21080210

SCALE: NONE REV O3 SHEET 1 OF 14

C21080210



The information herein is the property of California Data Processors. Transmittal, receipt or possession of the information does not confer, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 03	SHEET 3 OF 14

REVISIONS			
ZONE/LTR	DESCRIPTION	DATE	APPROVED
	SEE SHEET 1		




SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 02	SHEET 4 OF 14

D
C
B
A

21080210/02

Information herein is the property of California Data Products, Inc. and is to be used only for the specific purpose for which it was prepared. No part of this information may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage and retrieval system, without the prior written permission of California Data Products, Inc.


REVISIONS			
ZONE/LTR	DESCRIPTION	DATE	APPROVED



P.S. REGISTER

SIZE D	DATE IDENT NO.	DWG NO. C21030210
SCALE: NONE	REV 02	SHEET 5 OF 14

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



PS ADDRESS 7776


PS I/O CONTROL

SIZE	CODE IDENT NO.	DWG NO.
D		C-10-0016
SCALE		SHEET 1 OF 1


017080120

The information herein is the property of California Data Processors. It is loaned to you for your use only. It is not to be reproduced, copied, or in any way disseminated outside your organization without written authorization from an officer of the above firm.


REVISIONS			
ZONE/LTR	DESCRIPTION	DATE	APPROVED
	SEE SHEET 1		




TRACE TRAP INTERRUPT



INTERRUPT SYNCHRONIZER



INTERRUPT ENTRY TABLE




INTERRUPT PRIORITY & REQUEST

SIZE D	CODE IDENT NO.	DWG NO. C21080210
SCALE: NONE	REV 02	SHEET 7 OF 14

The information herein is the property of California Data Processors. Transmission, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 02	SHEET 8 OF 14

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		








The information herein is the property of California Data Processors. It is to be used only for the specific system and for the specific customer. No part of this information is to be reproduced or transmitted in any form or by any means, electronic, mechanical, or otherwise, without the prior written permission of California Data Processors.



SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 01	SHEET 9 OF 14

The information herein is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, in whole or in part, any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		




SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 02	SHEET 10 OF 14

C21080210

The information herein is the property of California Data Processors. Transmittal, receipt or possession of this information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.




REVISIONS			
ZONE/LTR	DESCRIPTION	DATE	APPROVED
	SEE SHEET 1		



SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 01	SHEET 11 OF 14

The information herein is the property of California Data Processors. Transmittal, receipt or possession of the information does not express, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



EMULATE EXECUTE TABLE

EMULATE OPERAND TABLE

SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 01	SHEET 12 OF 14

8

7

6

5

4








3

2

1

The information herein is the property of California Data Processors. It is to be used only for the purposes for which it was prepared and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



D
C
B
A

C21080210

SIZE	CODE IDENT NO.	DWG NO.
D		C21080210
SCALE: NONE	REV 01	SHEET 13 OF 14

8

7

6

5

4



3

2

1

The information herein is the property of California Data Processors. Transmittal, receipt or possession of this information does not express, in whole or in part, any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from an officer of the above firm.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



SIZE	CODE IDENT NO.	DWG NO.
D		C21000010
SCALE	REV	SHEET
NONE	02	14 OF 14

FILE DEFINITIONS

```
0000 X0 .EQU %0
0001 X1 .EQU %1
0002 X2 .EQU %2
0003 X3 .EQU %3
0004 X4 .EQU %4
0005 X5 .EQU %5
0006 X6 .EQU %6
0007 X7 .EQU %7
0008 X8 .EQU %8
0009 X9 .EQU %9
000A X10 .EQU #10
000B X11 .EQU #11
000C X12 .EQU #12
000D X13 .EQU #13
000E X14 .EQU #14
000F X15 .EQU #15
0007 PC .EQU #7
```

REGISTER DEFINITIONS

```
0010 DR .EQU %10 : OUTPUT REGISTER
0011 AR .EQU %11 : BUS ADDRESS REG.
0012 ER .EQU %12 : E REGISTER
0013 LR .EQU %13 : STK LIMIT REG.
0013 SL .EQU %13
0014 IR .EQU %14 : INSTRUCTION REG.
0015 PS .EQU %15 : MACRO STATUS REG.
0016 RR .EQU %16 : INPUT REGISTER
001C LC .EQU %1C : LOOP COUNTER
001D MSR .EQU %1D : MICRO-STATUS REG.
```

```

001E      CC      .EQU  %1E      : ROM ADDRESS REG.
001A      HLS      .EQU  %1A      : BIT 15 = 0, HLT SW ON
001F      CS      .EQU  %31      : MICRO-STACK REG.
0019      XY      .EQU  %19
0017      XS      .EQU  %17      : OS OR IS DETERMINED BY H STATUS
000C      PCX      .EQU  %C      : LOAD ADDR. FILE
000B      XRA      .EQU  %B      : NEW DATA FILE
0100      INHT      .EQU  %100     : INHIBIT T-BIT INTERRUPT
000D      TCS      .EQU  %D      : CONTROL SWITCH FILE
0018      SFR      .EQU  %18
D0FF      .GET  %D0FF

```

0000

.ORP %0

PROCESSOR INTERRUPT DETERMINATION ROUTINE

```

0000 704840000178
      CPU1 MVA  X8,X8      : CANCEL ANY BRANCH
      BRU   CPUX          : GO TO NXT LOC
      SKPNX

```

DETERMINE REGISTER OR BUS ADDRESS

```

0001 7F7F0F00C005
      RBA  TSBF  X15,%12,BAD : CHECK FOR REGISTER ADDR.
0002 7C510C000000
      MVA  PCX,AR
0003 CA1F0C0000030
      ADD  PCX,%230          : IS ADDR A REG ADDR
      SHGDF : IF BUS ADDR, SKIP NXT
0004 CA1F0C0000040
      ADD  PCX,%240          : IS ADDR A REG ADDR
      SHGDF : IF REG. ADDR, SKP NXT
0005 7E9E5F100600
      BAD  ADT   CS,CC      : UPDATE RTN ADDR + 2
      SKPNX : SKIP NXT
      POP   : ADJUST STK PTR
0006 C21F0C0000030
      ADD  PCX,%230          : ARE ONE OF THE LOWER 8
      SHGDF : FILES BEING ADDRESSED

```

```

0007 79524C000000A
      MVA  PCX,ER          : NO, ONE OF THE UPPER 8,
      BRU  UFA            : GO TO UPPER 8 EXIT
      SKPNX
0008 7C520C000400
      MVA  PCX,ER          : REGISTER ADDR, TO ER
      RTN  : RETURN TO MAIN FLOW
0009 7E9F280C0000
      INC  *X8            : X8 TO 1
      MVA  : MODIFY A OPR OF NXT
000A 7E9E1F000600
      UFA  INC  CS,CC      : UPDATE RTN ADDR + 1
      POP  : ADJUST STACK
000B 7E9F280C0000
      INC  *X8            : 0001 TO X8
      MVA  : MODIFY A OPR OF NXT

```

UPDATE DISPLAY ADDRESS

```

000C 71DF48000001
      UPA  XOR   X8,X8      : CLEAR X8
      BRU  RBA            : DETERMINE REG OG BUS
      SKPNX : SKIP NXT
      SAVE : SAVE RELINK
000D 7E0C4800C400
      ADD  X8,PCX,PCX      : UPDATE REG ADDR BY 1
      SKPNX : SKIP NEXT
      RTN  : RETURN TO MAIN FLOW
000E 7E0C4800C400
      ADD  X8,PCX,PCX      : UPDATE UPPER REG ADDR BY 1,
      SKPNX : RETURN TO MAIN FLOW
      RTN
000F 7E916C100400
      ADT  *PCX,AR        : UPDATE BUS ADDR BY 2
      SKPNX : SKIP NEXT
      RTN  : RETURN TO MAIN FLOW

```

SWAP INSTRUCTION EXECUTION - SWAP
BUS DESTINATION

```

0010 FFBF00000000
      SWAB CHA            : READ THE DSTN DATA
0011 FF10360000004
      SWAB *RR,DR        : SWAP UPPER/LOWER BYTES
      WRT  : WRITE RESULT TO MEM
0012 7C5F16000021
      SCU1 MVA  RR,HS     : UPDATE SWAP CONDITIONS
      BYTE  : ON LOWER BYTE

```

FETCH NEXT INSTRUCTION ROUTINE

```

0013 7C5107000006A
      FNI  MVA  PC,AR      : ADDR OF NXT TO AR
      DONXT
      RNI; IHO; REDI      : SET RNI INTRP, INTORR
      : INTRPS, READ NXT INSTR

```



```

0035 7F7FCD006037
      TSBF TCS, #6, RPHM : IF PHYSICAL SW SET,
      SKPIB : SKIP NXT INSTR.
0036 7C514C000002
      MVA PCX, AR : READ FROM BUS ADDR
      SKPNX : SKIP NEXT INSTR.
      REDD : EXAMINE VIRTUAL SPACE
      >>>> (40) USE 16, 17 ADDR BITS IF APPLICABLE
0037 7C510C000002
      RPHM MVA PCX, AR : EXAMINE PHYSICAL SPACE
      REDD : EXAMINE PHYSICAL SPACE
      >>>> (40) DISABLE MMU/ USE 16, 17 ADDR. BITS
0038 704B56000042
      MVA RR, XRA : BUS DATA TO TMP SAVE
      BRU HLTA : GO TO DISPLAY
      SKPNX : SKIP NEXT
0039 7F7FCD002042
      HLT2 TSBF TCS, #2, HLTA : IS DEPOSIT SET
      SKPIB : IS NOT SET, SKIP NXT
003A 7C510A100002
      MVA X10, AR; CL : DATA SWITCH ADDR TO AR
      REDD : READ SWITCHES
      >>>> (08) DISABLE MMU
003B 244BD610000C
      MVA RR, XRA; CL : CLEAT EXAM. SIGH
      BOVST UPA : IF UPDATE, DETRM ADDR
      SKPIB : SKIP NXT IF BRANCH
      SAVE : SAVE RELINK IF BRANCH
003C 71DF48608001
      XOR X8, X8; SD : SET DEPST SIGH
      BRU RBA : DETRMN BUS / REG ADDR
      SKPNX : SKIP NEXT
      SAVE : SAVE RELINK
003D 707F6700B042
      MYB *X7, XRA : SW. DATA TO REG
      BRU HLTA : GO TO DISPLAY
      SKPNX
003E 707F6F00B042
      MYB *X15, XRA : SW DATA TO REG AND TMP
      BRU HLTA : GO DISPLAY DATA
      SKPNX : SKIP NEXT
003F 7F7FCD006041
      TSBF TCS, #6, WPHM : IF PHYSICAL SW SET,
      SKPIB : SKIP NXT INSTR.
0040 7C504B000004
      MVA XRA, DR : SWITCH DATA TO DR, WRT
      SKPNX : SKIP NEXT INSTR.
      WRT : DEPOSIT INTO VIRTUAL SPACE
      >>>> (40) USE 16, 17 ADDR BITS IF APPLICABLE
0041 7C500B000004
      WPHM MVA XRA, DR : DEPOSIT INTO PHYSICAL SPACE
      WRT : DEPOSIT INTO PHYSICAL SPACE
      >>>> (48) DISABLE MMU/ USE 16, 17 ADDR. BITS

```

```

0042 7F7F0D000045
      HLTA TSBF TCS, #8, HLTD : IS DISPLAY ADDR SET
0043 705109000022
      MVA X9, AR : LITE ADDR TO AR
      BRU HLTT : AFTER NXT, DO AGAIN
0044 7C500C000004
      MVA PCX, DR : LOAD ADDR TO DR
      WRT : DISPLAY ADDR
      >>>> (08) DISABLE MMU
0045 7C500B000004
      HLTD MVA XRA, DR : DATA TO DR
      WRT : DISPLAY DATA
      >>>> (08) DISABLE MMU

```

BUS INTERRUPT ROUTINE

```

0046 FC7300000001
      BIO MYB , '21, SL : DO DR ACKNOWLEDGE
0047 7C4816000000
      MVA RR, X8 : SET VECTOR ADDR
0048 7F7FDD00B0B2
      TSBF MSR, #11, FETCH : IS INTR. REQUESTED
      SKPIB : SKIP NXT IS NO INTRP
0049 7C4E08000000
      MVA X8, X14
004A FC7300000002
      MYB , '22, SL : YES, DO INTR. ACK.

```

TRAP REGISTER EXCHANGE ROUTINES

```

004B 7EB119000002
      EXCH DEC XY, AR : READ PSW VIA BUS
      REDD
      >>>> (08) DISABLE MMU
004C 7E9108100000
      ADT X8, AR : TRAP ADDR OF NEW PS
004D 7C4C16000002
      MVA RR, X12 : SAVE OLD PSW
      REDD : READ NEW PSW FROM TRAP VECTOR
      >>>> (04) FORCE SUPERVISOR MODE
004E FDSF2E000000
      ORI *X14, '20000 : SET PSW ORIGIN
004F 7C5108000000
      MVA X8, AR : TRAP ADDR OF NEW PC
0050 7C5516000000
      MVA RR, PS : LOAD NEW PSW INTO PS
      >>>> (01) SHIFT CURRENT MODE TO PREVIOUS MODE
0051 7C500C000002
      MVA X12, DR : OLD PSW TO OUTPUT REG.
      REDD : READ NEW PC ADDR
      >>>> (04) FORCE SUPERVISOR MODE
0052 7EB126100004
      SBT *X6, AR : PUT OLD PSW INTO STK
      WRT

```

```

0053 7C5007000000 MVA PC,DR : OLD PC ADDR TO OUTPUT
0054 7EB126100004 SBT *X6,AR : PUT OLD PC INTO STK
      WRT
0055 FC73000000C0 MVB , 'XC0,SL : RESET S SYNC/D SYNC
0056 7F7F15004059 TSBF PS, #4, TBNO : TEST FOR T BIT
0057 7C4716000000 RPRS MVA RR,PC : NEW ADDR TO PC
0058 FC7331000100 MVB *AR, 'X100,SL : RESET YELLOW STK LMT
0059 FCDF2E007FFF TBNO AND *X14, 'X7FFF : REMOVE PSW ORIGIN
005A 7C514700006A HTB MVA PC,AR : READ NXT INSTR
      SKPNX : SKIP NEXT MICROINSTRUCTION
      RNI; INQ; REDI
005B 71D5000000B2 CPRS XOR X8,X8,PS : CLEAR PSW
      BRU FETCH
005C FC73000000F0 MVB , 'X5F0,SL : RESET ALL CONDITIONS

```

MFPI EXECUTION ROUTINE - MEM SOURCE

```

005D 7C5F00000002 MFPI MVA X0 : READ FROM PREV SPC
      REDD : READ FROM PREV SPC
      >>>> (02) FORCE PREVIOUS MODE
005E 7C5016000000 MVA RR,DR : PREV. DATA TO OUTPUT REG
005F 72B126100013 MFXX SBT *X6,AR : DECR STK PTR, TO AR
      BRU FNI : GO TO FETCH NEXT AFTER NEXT
0060 7C5F10000004 MVA DR; MS : SET CONDITIONS
      WRT : PUT PREV. DATA ON STK

```

MFPI EXECUTION ROUTINE - REG. SOURCE

```

0061 704040000062 MFPR MVA X0,X0 : ABORT GO TO FETCH NXT
      BRU MFXX : BYPASS FNI JUMP
      SKPNX
0062 73FF0000005F MFXX BRU MFXX : GO PUT DATA ON STK AFTER NEXT
      MYA : MODIFY A OPR OF NEXT
0063 7C5007000000 MVA X7,DR : PREV DATA TO OUTPUT REG
      >>>> (10) FORCE PREVIOUS MODE FOR 1 CLOCK

```

MTPI EXECUTION ROUTINE - BUS SOURCE

```

0064 FCDF3200003F MTPI AND *ER, 'X3F : MASK OUT DSTN MODE/REG
0065 01DF1200001E XOR ER, 'X1E : IS DSTN 0-(R6)
      SZRDT : IF SO, SKIP NEXT
0066 09DF1200002E XOR ER, 'X2E : IS DSTN 0(R6)+
      SZRDF : IF NOT, SKIP NEXT
0067 70505100006D MVA AR,DR : SAVE AS CURRENT DATA
      BRU MTOX : GO GET PREV. STK ADDR
      SKPNX : SKIP NEXT INSTR
0068 7C4911000000 MVA AR,X9 : SAVE PREV SPC ADDR
0069 7C5106000002 MVA X6,AR : READ FROM CRNT STACK
      REDD
006A 7E9F26100000 ADT *X6 : INCR CRNT STK PTR
006B 705016000013 MVA RR,DR; MS : CRNT MODE DATA TO OUTPUT REG
      BRU FNI : GO TO FETCH NEXT
006C 7C5109000004 MVA X9,AR : PREV. SPC ADDR TO AR
      WRT : WRITE CRNT DATA TO PREV SPC
      >>>> (02) FORCE PREVIOUS MODE
006D 7C5106000002 MTOX MVA X6,AR : READ FROM CURRENT STK
      REDD
006E 7E9F26100000 ADT *X6 : INCR CRNT STK PTR
006F 705116000013 MVA RR,AR : ADDR IN PREV SPC TO AR
      BRU FNI : GO FETCH NXT INSTR
0070 7C5F10000004 MVA DR; MS : SET CONDITION CODES
      WRT : WRITE CRNT DATA TO PREV SPACE
      >>>> (02) FORCE PREVIOUS MODE

```

MTPI EXECUTION ROUTINE - REG SOURCE

```

0071 706871006072 MTPR MVB *AR,X6,X8 : STK ADDR TO AR
      BRU MTRX : BYPASS FNI JUMP
      SKPNX
0072 7E9F26110002 MTRX ADT *X6 : INCR STK PTR BY 2
      REDD : READ FROM STACK
      MXD
0073 704756000013 MVA RR,X7; MS : STK DATA TO REG
      BRU FNI : GO FETCH NXT INSTR
      SKPNX : SKIP NEXT INSTR
      >>>> (10) FORCE PREVIOUS MODE FOR 1 CLOCK

```

MARK EXECUTION ROUTINE

```

0074 7C4814000021      MARK MVA IR,X8      : GET DISPLACEMENT
      BYTE
0075 7E0808000021      ADD   X8,X8,X8      : COMPUTE STK ADJUSTMENT
      BYTE
0076 7E1107000002      ADD   PC,X8,AR      : COMPUTE NEW STK ADDR
      REDD
      : READ FROM STK
0077 7C4705000000      MVA   X5,PC          X5 TO PC
0078 7286111000B2      ADT   AR,X6          : INCR STK PTR BY 2
      BRU  FETCH       : GO FETCH NXT INSTR
0079 7C4516000000      MVA   RR,X5          : LOAD X5 FROM STK

```

SUBROUTINE JUMP INSTRUCTION EXECUTION

```

007A 7C4811000000      JSR   MVA AR,X8      : JMP ADDR TO X8
007B 7EB126140000      SBT   *X6,AR         : DECR STK PTR
      MXA
      : MODIFY A OPR OF NXT
007C 7C5007000004      MVA   X7,DR          : SRC REG TO OUTPUT REG
      WRT
      : WRITE SRC REG CONTENTS TO STK
007D 7C4807000000      MVA   PC,X11         : SAVE CRNT PC
007E 7C5F0F040000      MVA   X15            : DELAY 1 CLOCK
      MXA
      : MODIFY A OPR OF NEXT
007F 707F270000B2      MVB   *X7,X11        : SAVE OLD PC IN SRC REG
      BRU  FETCH       : GO FETCH NEXT INSTR
0080 7C4708000000      MVA   X8,PC          : JMP ADDR TO PC

```

RETURN FROM INTERRUPT ROUTINE
IGNORE T BIT

```

0081 FC7F68300FFF      RTT   MVB *X8,'XFFF; SL : INDICATE RTT EXIT
      SKPNX           : SKIP NEXT

```

RETURN FROM INTERRUPT INSTRUCTION EXECUTION

```

0082 FC7F28100FFF      RTI   MVB *X8,'XFFF; CL : INDICATE RTI EXIT
0083 7C5106000002      MVA   X6,AR          : READ PC ADDR FROM STK
      REDD

```

```

0084 7E9F26100000      ADT   *X6            : UPDATE STK REG
0085 7C4716000000      MVA   RR,PC          : NEW PC ADDR TO PC
0086 7C5106000002      MVA   X6,AR          : STK ADDR TO AR
      REDD
      : READ NEW PSW FROM STK
0087 7E9F26100000      ADT   *X6            : UPDATE STK REG
0088 777FD500F08D      TSBT  PS,#15,RNM     : IS CURRENT MODE USER
      SKPIB           : IF SO, STAY IN USER
0089 7CDF36000000      AND   *RR,X8         : AND OUT MODE IN STK PSW
008A 7C0915000000      OCA   PS,X9          : ADJUST USER/ SUPRV PS BITS
008B 7CE809000000      NDB   X9,X8,X8       : SAVE MODE IN CURRENT PS
008C 155556000090      ORI   RR,X8,PS       : FORM NEW PSU
      BCYST RTEX       : IF RTT, INHIBIT T-BIT INTRP
      SKPNX
008D 145556000090      RNM   MVA RR,PS      : NEW PSW TO PS
      BCYST RTEX       : IF RTT, INHIBIT T-BIT INTRP
      SKPNX           : SKIP NEXT MICROINSTRUCTION
008E 7DDF08000000      XOR   X8,X8         : DUMMY TO GET 1 CLOCK
008F 7C514700006A      MVA   PC,AR          : NEW PC TO AR
      SKPNX
      RNI; INQ; REDI   : READ NXT INSTR
0090 7C514700016A      RTEX  MVA PC,AR      : NEW PC ADDR. TO AR
      SKPNX           : SKIP NEXT MICROINSTRUCTION
      RNI; INQ; REDI   : SET RNI INTRP, DO INTRP INQUIRY,
      FORM INHT       : DO INSTR. FETCH, INHIBIT T-BIT INTRP

```

RED STACK LIMIT AND DOUBLE SLAVE SYNC ERROR ROUTINE

```

0091 7E9F26100000      SKE   ADT *X6        : ADJUST STK REG
0092 FC73000005C0      SKE1  MVB ,'X5C0;SL : RESET STK LMT/ SLV SYNC/ DBL SLV SYNC
      : DBL SLV SYNC IND.
0093 405F8E060097      MVA   X14            : EXAMINE X14 FOR PSW ORIGIN
      BNGDT RSXX       : IF FROM STACK RTN,
      DNKIB           : DO NEXT
0094 7C500C000000      MVA   X12,DR         : FROM STK RTN, OLD PS IN X12
0095 7EB119000002      DEC   XY,AR          : READ PSW VIA BUS
      REDD
      >>>> (08) DISABLE MMU

```

```

0096 7C5016000000 MVA RR,DR : OLD PSW TO OUTPUT REG
0097 7E9108100002 RSXX ADT X8,AR : TRAP ADDR OF NEW PSW
      REDD : READ NEW PSU FROM TRAP
      >>>> (08) DISABLE MMU
0098 7C5108000000 MVA X8,AR : TRAP ADDR OF NEW PC
0099 7C5516000002 MVA RR,PS : LOAD NEW PSW INTO PS
      REDD : READ NEW PC ADDR
      >>>> (05) FORCE SUPERVISOR MODE, SHIFT CURRENT
      MODE TO PREVIOUS MODE
009A 7EB108100004 SBT X8,AR : STORE OLD PSW IN LOC 2
      WRT
      >>>> (0C) DISABLE MMU, FORCE SUPERVISOR MODE
009B 7C5007000000 MVA PC,DR : OLD PC ADDR TO OUTPUT
009C 7DD108000004 XOR X8,X8,AR : PUT OLD PC ADDR IN
      WRT : LOC 0
      >>>> (0C) DISABLE MMU, FORCE SUPERVISOR MODE
009D 7C4611000000 MVA AR,X6 : STACK REG TO ZERO
009E FCDF2E007FFF AND *X14,%7FFF : REMOVE PSW ORIGIN
009F 70471600005A MVA RR,PC : NEW PC ADDR TO PC
      BRU NTB : ENTER STACK ROUTINE
00A0 777FDA00F020 TSBT HLS,#15,HALT : TEST FOR HALT SW ON
      SKPIB : IF ON, GO TO HALT

      BREAKPOINT TRAP ROUTINE
00A1 71DF0000004A BKP XOR X8,X8 : GO TO STK PSW/PC
      BRU EXCH-01

      T-BIT INTERRUPT ROUTINE
00A2 FC684000000C TBIT MVB ,%2C,X8 : SET ADDR OF T BIT/OKP TRAP
      SKPNX

      YELLOW STACK LIMIT INTERRUPT ROUTINE
00A3 FC6800000004 YSL MVB ,%24,X8 : SET ADDR OF Y STK LMT TRAP
00A4 7EB119000002 YSL1 DEC X7,AR : READ PSW VIA BUS
      REDD
      >>>> (00) DISABLE MMU

```

```

00A5 7E9108100000 ADT X8,AR : TRAP ADDR OF NEW PS
00A6 7C4C16000002 MVA RR,X12 : SAVE OLD PSW
      REDD : READ NEW PSW FROM TRAP VECTOR
      >>>> (04) FORCE SUPERVISOR MODE
00A7 FD5F2E000000 ORI *X14,%8000 : SET PSW ORIGIN
00A8 7C5108000000 MVA X8,AR : TRAP ADDR OF NEW PC
00A9 7C5516000000 MVA RR,PS : LOAD NEW PSW INTO PS
      >>>> (01) SHIFT CURRENT MODE TO PREVIOUS MODE
00AA 7C500C000002 MVA X12,DR : OLD PSW TO OUTPUT REG.
      REDD : READ NEW PC ADDR
      >>>> (04) FORCE SUPERVISOR MODE
00AB 7EB126100004 SBT *X6,AR : PUT OLD PSW INTO STK
      WRT
00AC 7C5007000000 MVA PC,DR : OLD PC ADDR TO OUTPUT
00AD 7EB126100004 SBT *X6,AR : PUT OLD PC INTO STK
      WRT
00AE 73FF40000057 BRU RPRS : ENTER STACK ROUTINE
      SKPHX : SKIP NEXT INSTR.

      RESET INSTRUCTION EXECUTION
00AF 7C5F08000000 RSTC MVA X8
00B0 7F7FD500F0B2 TSBF PS,#15,FETCH : IF USER, RESET = NOP
      SKPIB
00B1 FC7300000010 RSET MVB ,%10,SL : RESET BUSS

      INSTRUCTION FETCH ROUTINE
00B2 7C51C700004A FETCH MVA PC,AR : PC TO MEMORY ADDR.
      SKPIB : MAKE INTRP INCR. AND
      INQ; REDI : READ INSTR, CHK INTRPS
00B3 7DC928400000 IFETC XOR *X8,X8,X9; CO : CLR SRC DATA SAVE
00B4 FCCC15000001 AND PS,%21,X12 : SAVE MACRO CARRY
00B5 7E9127100000 ADT *PC,AR : UPDATE PC BY 2
00B6 7C1214000000 ENL IR,ER : COPY FETCHED INSTR.

```

```

00B7 FF101D464000
      SLLC MSR,DR; UL      : MOVE +1,+2 BITS
      MXAB                 : TO X15,MODIFY NEXT
                          : BY SOURCE REG. REF.

      POWER FAIL INTERRUPT ROUTINE

00B8 FC7300000200
      PFI MVB ,/X200,SL    : RESET POWER FAIL IND
00B9 FC6800000014
      MVB ,/X14,X8        : SET TRAP VECTOR ADDR
00BA 73FF4000004B
      BRU EXCH             : DO STACK PUSH
      SKPHX

      FETCH SOURCE OPERAND - MODE 0

00BB 7C0807800000
      SMZ EML X7,X8; MS    : MOVE SRC DATA TO X8
                          : A BYTE IF DESIRED
00BC 7C5107060000
      MVA PC,AR            : MOVE PC ADDR TO AR
      MXAB                 : MODIFY A AND B OPR OF NXT

      FETCH SOURCE OPERAND - MODE 1

00BD 7C5107000012
      SM1 MVA X7,AR        : MOVE SRC OPR ADDR TO AR
      REDD*                : READ WORD/BYTE OF SRC DATA
00BE 7C0816800000
      SM1X EML RR,X8; MS   : GO TO DSTN OPR FETCH
      QBYT                 : MOVE WORD/BYTE OF SRC DATA
00BF 7C5107060000
      MVA PC,AR            : MOVE PC TO AR
      MXAB                 : MODIFY A AND B OPR OF NXT

      FETCH SOURCE OPERAND - MODE 2

00C0 7C5107040012
      SM2 MVA X7,AR        : MOVE SRC OPR ADDR TO AR
      MXA                  : MODIFY A OPR. OF NXT
      REDD*                : READ WORD/BYTE OF SRC DATA
00C1 729F672000BE
      ADQ *X7              : UPDATE SRC REG. BY 1 OR 2
      BRU SM1X             : ENTER COMMON MODE EXIT
      SKPHX                : SKIP NXT CLOCK EXEC.

      FETCH SOURCE OPERAND - MODE 3

00C2 7C5107040002
      SM3 MVA X7,AR        : MOVE SRC OPR ADDR TO AR
      MXA                  : MODIFY A OPR. OF NXT
      REDD                 : READ ADDR OF SRC DATA

```

```

00C3 729F271000BE
      ADT *X7              : UPDATE SRC REG. BY 2
      BRU SM1X             : ENTER COMMON MODE EXIT
00C4 7C5116000012
      MVA RR,AR            : ADDR OF SRC DATA TO AR
      REDD*                : READ WORD/BYTE OF SRC DATA

      FETCH SOURCE OPERAND - MODE 4

00C5 7EB127200012
      SM4 SBQ *X7,AR       : DECR. SRC DATA ADDR BY 1 OR 2
      REDD*                : READ WORD/BYTE OF SRC DATA
00C6 73FF400000BE
      BRU SM1X             : ENTER COMMON MODE EXIT
      SKPHX                : SKIP NXT CLOCK EXEC.

      FETCH SOURCE OPERAND - MODE 5

00C7 7EB127100002
      SM5 SBT *X7,AR       : DECR. SRC DATA ADDR BY 2
      REDD                 : READ ADDR OF SRC DATA
00C8 73FF000000BE
      SM5X BRU SM1X        : ENTER COMMON MODE EXIT
00C9 7C5116000012
      MVA RR,AR            : ADDR OF SRC DATA TO AR
      REDD*                : READ WORD/BYTE OF SRC DATA

      FETCH SOURCE OPERAND - MODE 6

00CA 7DDF08008002
      SM6 XOR X8,X8        : A DUMMY
      REDD                 : READ NXT WORD FROM PC
00CB 729F271A00BE
      ADT *PC              : UPDATE PC BY 2
      BRU SM1X             : ENTER COMMON MODE EXIT
      MYB                  : MODIFY B OPR OF NXT BY SRC
00CC 7E1116007012
      ADD RR,X7,AR         : COMPUTE ADDR OF SRC DATA
      REDD*                : READ WORD/BYTE OF SRC DATA

      FETCH SOURCE OPERAND - MODE 7

00CD 7DDF08008002
      SM7 XOR X8,X8        : A DUMMY
      REDD                 : READ NXT WORD FROM PC
00CE 729F271A00C8
      ADT *PC              : UPDATE PC BY 2
      BRU SM5X             : EXIT TO READ SRC DATA
      MYB                  : MODIFY B OPR OF NXT BY SRC
00CF 7E1116007002
      ADD RR,X7,AR         : COMPUTE ADDR OF SRC DATA ADDR
      REDD                 : READ ADDR OF SRC DATA

      FETCH DESTINATION OPERAND - MODE ZERO

```



```

00EB 7C0907000000 : MOVE SRC REG. DATA TO X9
      DXX EML X7,X9
00EC 7C5116400000 : MOVE DSTN OPR ADDR TO AR
      DX0 MVA RR,AR; CO
      FETCH DESTINATION OPERAND - MODE 5 - SM = 0, SR = DR
00ED 7C5F086C0000 : MODIFY A OPR OF NXT BY DSTN REG
      DM5A MVA X8; S0
      MYA
00EE 7E8127140002 : ADDR OF DSTN OPR ADDR TO AR
      SBT *X7,AR
      MXA : MODIFY A OPR OF NXT BY SRC REG.
      REDD : READ ADDR OF OPR
00EF 7049070000DC : SAVE SRC REG A SRC ADDR
      DM5X MVA X7,X9
      BRU DM2Y : GO TO COMMON EXIT
00F0 7C1116440000 : GO TO EXECUTE, DSTN OPR ADDR TO AR
      EML RR,AR; CO
      MXA : MODIFY A OPR OF NXT BY SRC REG.
      DESTINATION MODE 6 - SM = 0, SR = DR OR SR = 7
00F1 7C5F08000002 : READ DSTN OPR DISP.
      DM6A MVA X8
      REDD
00F2 729F271200DB : UPDATE PC
      ADT *PC
      BRU DM2X : GO TO COMMON EXIT
      MXB : MODIFY B OPR OF NXT BY DSTN REG
00F3 7E1116047000 : DSNT OPR ADDR TO AR
      ADD RR,X7,AR
      MXA : MODIFY A OPR OF NXT BY SRC REG.
      FETCH DESTINATION OPERAND - MODE 6
00F4 7C4907000002 : MOVE SRC REG. DATA TO X9
      DM6 MVA X7,X9
      REDD : READ DSTN OPR DISPL.
00F5 7E9F27140000 : UPDATE PC ADDR.
      ADT *PC
      MXA : MODIFY A OPR OF NEXT
00F6 7C0907020000 : GO TO EXECUTE, SRC ADDR TO X9
      DM6X EML X7,X9
      MXB : MODIFY B OPR OF NXT
00F7 7E1116007000 : COMPUTE DSTN OPR ADDR.
      ADD RR,X7,AR
      FETCH DESTINATION OPERAND - MODE 7
00F8 7C4808000002 : A DUMMY
      DM7 MVA X8,X8
      REDD : READ DSTN OPR DISPL.

```

```

00F9 7E9F27100000 : UPDATE PC ADDR.
      ADT *PC
00FA 73FF000200EB : GO TO COMMON ENTRY
      DM7X BRU DXX
      MXB : MODIFY B OPR OF NXT
00FB 7E1116047002 : COMPUTE ADDR OF DSTN OPR ADDR
      ADD RR,X7,AR
      REDD : READ DSTN OPR ADDR
      MXA : MODIFY A OPR OF NXT
      DESTINATION MODE 7 - SM = 0, SR = DR OR SR = 7
00FC 7C5F08000002 : READ DSTN OPR DISP.
      DM7A MVA X8
      REDD
00FD 729F271200EF : UPDATE PC
      ADT *PC
      BRU DM5X : GO TO COMMON EXIT
      MXB : MODIFY B OPR OF NXT BY DSTN REG
00FE 7E1116047002 : ADD DISP TO DSTN REG FOR DSTN OPR ADDR
      ADD RR,X7,AR
      MXA : MODIFY A OPR OF NXT BY SRC REG.
      REDD : READ DSTN OPR ADDR
00FF : ORP XFF
      ILLEGAL/RESERVED INSTRUCTION TRAP ROUTINE
00FF 71DF0800004B : GO TO SAVE REGISTERS
      ILL XOR X8,X8
      BRU EXCH
0100 FC6800000008 : SET ILLEGAL INST VECTOR
      MVB ,X8,X8
      WAIT INSTRUCTION EXECUTION
0101 705F28000101 : BRANCH ON SELF
      WAIT MVA *X8
      BRU
0102 7C5FE8A00040 : INTR SKIP NXT
      MVA *X8
      SKPIB : DO INTR INQUIRY
      INQ
      EMULATE TRAP INSTRUCTION EXECUTION
0103 705F2800004B : NEGATE MODIFY NXT
      EMT MVA *X8
      BRU EXCH : DO REGISTER EXCHANGE

```

0104 FC6800000018
MVB , 'X18, X8 : SET EMT TRAP LOC

I/O TRAP INSTRUCTION EXECUTION

0105 705F2800004B
IOT MVA *X8 : NEGATE MODIFY NXT
BRU EXCH : DO REGISTER EXCHANGE

0106 FC6800000010
MVB , 'X10, X8 : SET IOT TRAP LOC
TRAP INSTRUCTION EXECUTION

0107 705F2800004B
TRAP MVA *X8 : NEGATE MODIFY NXT
BRU EXCH : DO REGISTER EXCHANGE

0108 FC680000001C
MVB , 'X1C, X8 : SET TRAP VECTOR

MOVE WITH REG AS DSTN

0109 7C2708800080
MOVR SXA X8, X7; MS : MOVE SRC TO DSTN REG.
QBYT : ALLOW BYTE OPERATION

SUBTRACT ONE AND BRANCH INSTRUCTION EXECUTION

010A 32BFE7000002
SOB DEC *X7 : SUBTRACT 1 FROM REG.
BZRDT FETCH : IF RESULT ZERO, GO TO FETCH
SKPIB

010B FF0812004000
JMB SLLO ER, X8 : DOUBLE BR VECTOR

010C F0DF2800007F
AND *X8, 'X007F : MASK OUT UPPER 9 BITS

010D 7E316700006A
SUB *PC, X8, AR : COMPUTE NXT INST ADDR
SKPNX : DO INTR INQ, SET RNI,
RNI; INQ; REDI : READ NXT INST.

SXT EXECUTION ROUTINE
BUS DESTINATION

010E 7C5017800004
SXT MVA XS, DR; MS : CLEAR OR SET ALL BITS
URT

010F 73FF40000013
BRU FNI : GO TO FETCH NXT, DO NXT FIRST
SKPNX

SXT EXECUTION ROUTINE
REGISTER DESTINATION

0110 7C4717800000
SXR MVA XS, X7; MS : CLEAR OR SET ALL BITS

EX-OR INSTRUCTION EXECUTION
BUS DESTINATION

0111 73BF00000013
XOR CMA : READ DSTN OPR DATA
BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0112 7DD016809004
XOR RR, X9, DR; MS : EX-OR SRC WITH DSTN
URT

EX-OR INSTRUCTION EXECUTION
REGISTER DESTINATION

0113 7DC708809000
XORR XOR X11, X9, X7; MS : EX-OR SRC WITH DSTN

CLEAR WORD/BYTE INSTRUCTION EXECUTION
REGISTER DESTINATION

0114 7C4708800080
CLRR MVA X8, X7; MS : CLEAR REG, HALF OR ALL
QBYT : ALLOW BYTE OPERATION

ADD CARRY INSTRUCTION EXECUTION
REGISTER DESTINATION

0115 7E070BF0C080
ADCR ADD X11, X12, X7; US, ULO : ADD CRY TO OPR
QBYT : ALLOW BYTE OPERATION

NEGATE INSTRUCTION EXECUTION
REGISTER DESTINATION

0116 7E2708F0B080
NEGR SUB X8, X11, X7; USLO : SUBTRACT FROM ZERO
QBYT : ALLOW BYTE OPERATION

ONES COMPLEMENT INSTRUCTION EXECUTION
REGISTER DESTINATION

0117 7C8716800080
COMR OCA RR, X7; MS : 1S COM OF DATA TO REG.
QBYT : ALLOW BYTE OPERATION

BIT CLEAR INSTRUCTION EXECUTION
REGISTER DESTINATION

0118 7CE716800080
BICR NDB RR, X8, X7; MS : CLEAR BITS BY B
QBYT : ALLOW BYTE OPERATION

BRANCH IF CARRY SET INSTRUCTION EXECUTION

0119 70501000011F
BCS MVA DR, DR : CANCEL MODIFY NXT
BRU NOS : IF NO BR, FETCH NXT
BUT DO NXT FIRST

011A 88DF15000001
AND PS, X1 : TEST CRY = 1
SZRDF : IF EQUAL 1, BRANCH

SET CONDITION CODES INSTRUCTION EXECUTION

011B 704812000013
SCC MVA ER, X8 : COND. TO BE SET TO X8
BRU FNI : GO TO FETCH NXT AFTER
DOING NXT

011C 7D5D15000000
ORI PS, X8, MSR : COND. TO MICRO STATUS

CLEAR CONDITION CODES INSTRUCTION EXECUTION

011D 704812000013
CCC MVA ER, X8 : COND. TO BE RESET TO X8
BRU FNI : GO TO FETCH NXT AFTER
DOING NXT

011E 7CFD15000000
HDB PS, X8, MSR : COND. TO MICRO STATUS

NO BRANCH EXIT TO BRANCH INSTRUCTIONS

011F 7C514700006A
NOS MVA PC, AR : NO BRANCH - FETCH
SKPNX : NEXT INSTRUCTION
RNI; INQ; REDI

BRANCH INSTRUCTION EXECUTION

0120 7C5014800021
BR MVA IR, DR; MS : BRANCH TAKEN - MOVE
BYTE : BRANCH VECTOR TO DR

0121 FF0810004000
SLLO DR, X8 : ADJUST VECTOR

0122 7C3F28000021
SXA *X8 : SIGN EXTEND VECTOR
BYTE

0123 7E116700006A
ADD *PC, X8, AR : ADD VECTOR TO PC
SKPNX : FETCH NEW INSTR
RNI; INQ; REDI

RTS INSTRUCTION EXECUTION

0124 7C6700007000
RTS MVB ,X7, PC : RTN ADDR TO PC

0125 7C5106000002
RTM MVA X6, AR : GET STACK ADDR
REDD : READ TOP OF STK

0126 729F26110013
ADT *X6 : UPDATE STK PTR
BRU FNI : GO FETCH NXT INSTR
MXD : AFTER DOING NXT
MODIFY DSTN REG

0127 7C4716000000
MVA RR, X7 : STACK DATA TO REG

ROTATE LEFT INSTRUCTION EXECUTION
REGISTER DESTINATION

0128 73104C408129
ROLR SRLO X12, DR; UL : GET CARRY STATUS
BRU ROLG : ABORT FETCH EXIT
SKPNX

0129 73FF00010013
ROLG BRU FNI : GO TO FETCH NXT
MXD : MODIFY DSTN OF NXT

012A FF0716E04080
SLLL RR, X7; US, UO : ROTATE LEFT + CARRY
QBYT : ALLOW BYTE OPERATION

ROTATE RIGHT INSTRUCTION EXECUTION
REGISTER DESTINATION

012B 73104C40812C
RORR SRLO X12, DR; UL : GET CARRY STATUS
BRU RORG : ABORT FETCH EXIT
SKPNX

012C 73FF00010013
RORG BRU FNI : GO FETCH NEXT INSTR
MXD : MODIFY DSTN OF NXT

012D FF0736E08080
SRLR *RR, X7; US, UO : ROTATE RIGHT, + CARRY
QBYT : ALLOW BYTE OPERATION

ARITHMETIC SHIFT RIGHT INSTRUCTION EXECUTION
REGISTER DESTINATION

012E FF070BF0C080
ASRR SRAS X11, X7; US, ULO : DO ARITH RIGHT SHFT
QBYT : ALLOW BYTE OPERATION

ARITHMETIC SHIFT LEFT INSTRUCTION EXECUTION
REGISTER DESTINATION

012F FF070BF04080
ASLR SLLO X11, X7; US, ULO : DO ARITH LEFT SHFT
QBYT : ALLOW BYTE OPERATION

BRANCH IF LESS THAN INSTRUCTION EXECUTION

```

0130 70501000011F
      BLT  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

0131 B8DF1D002000
      AND  MSR, '%2000    : TEST N XOR V = 0
      SZRDF              : IF EQUAL 1, BRANCH

                          BIT SET INSTRUCTION EXECUTION
                          REGISTER DESTINATION

0132 7D4716808000
      BISR ORI  RR,X8,X7; MS : OR SRC WITH DSTN DATA
      QBYT              : ALLOW BYTE OPERATION

                          BRANCH IF LESS OR EQUAL INSTRUCTION EXECUTION

0133 70501000011F
      BLE  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

0134 B8DF1D003000
      AND  MSR, '%3000    : TEST(Z OR(N XOR V)=1)
      SZRDF              : IF EQUAL 1, BRANCH

                          BRANCH IF CARRY CLEAR INSTRUCTION EXECUTION

0135 70501000011F
      BCC  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

0136 B8DF15000001
      AND  PS, '%1        : TEST CRY = 0
      SZRDT              : IF EQUAL 0, BRANCH

                          BRANCH IF OVERFLOW SET INSTRUCTION EXECUTION

0137 70501000011F
      BVS  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

0138 B8DF15000002
      AND  PS, '%2        : TEST OVF = 1
      SZRDF              : IF EQUAL 1, BRANCH

                          BRANCH IF LOWER OR SAME INSTRUCTION EXECUTION

0139 70501000011F
      BLOS MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

013A B8DF15000005
      AND  PS, '%5        : TEST C OR V = 1
      SZRDF              : IF EQUAL 1, BRANCH

                          BRANCH IF OVERFLOW CLEAR INSTRUCTION EXECUTION

```

```

013B 70501000011F
      BVC  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

013C B8DF15000002
      AND  PS, '%2        : TEST OVF = 0
      SZRDT              : IF EQUAL 0, BRANCH

                          BRANCH IF HIGHER INSTRUCTION EXECUTION

013D 70501000011F
      BHI  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

013E B8DF15000005
      AND  PS, '%5        : TEST C OR V = 0
      SZRDT              : IF EQUAL 0, BRANCH

                          JUMP INSTRUCTION EXECUTION

013F 7C475100006A
      JMP  MVA  AR,PC      : NEW ADDR TO PC
      SKPNX              : SKIP REGULAR FETCH
      RNI; INQ; REDI      : SET RHI INTRP, CHK
                          : INTRP INQ, READ NXT
                          : INSTRUCTION

                          BRANCH IF MINUS INSTRUCTION EXECUTION

0140 70501000011F
      BHI  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

0141 B8DF15000008
      AND  PS, '%8        : TEST NEG = 1
      SZRDF              : IF EQUAL 1, BRANCH

                          BRANCH IF PLUS INSTRUCTION EXECUTION

0142 70501000011F
      BPL  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

0143 B8DF15000008
      AND  PS, '%8        : TEST NEG = 0
      SZRDT              : IF EQUAL 0, BRANCH

                          BRANCH IF EQUAL INSTRUCTION EXECUTION

0144 70501000011F
      BEQ  MVA  DR,DR      : CANCEL MODIFY NXT
      BRU  NOS              : IF NO BR, FETCH NXT
                          : BUT DO NXT FIRST

```

0145 B8DF15000004
 AND PS, '24 : TEST ZERO SET
 SZRDF : IF = 0, BRANCH
 BRANCH IF GREATER OR EQUAL INSTRUCTION EXECUTION

0146 70501000011F
 BGE MVA DR, DR : CANCEL MODIFY NXT
 BRU NOS : IF NO BR, FETCH NXT
 BUT DO NXT FIRST

0147 B0DF1D002000
 AND MSR, '2000 : TEST N XOR V = 0
 SZRDT : IF EQUAL 0, BRANCH
 DECREMENT INSTRUCTION EXECUTION
 REGISTER DESTINATION

0148 7E270B908000
 DECR SUB X11, X8, X7; PL1, US, UO : DECR DSTN BY 1
 QBYT : ALLOW BYTE OPERATION
 SUBTRACT CARRY INSTRUCTION EXECUTION
 REGISTER DESTINATION

0149 7E270BF0C080
 SBCR SUB X11, X12, X7; US, ULO : SUB CRY TO OPR
 QBYT : ALLOW BYTE OPERATION
 BRANCH IF GREATER THAN INSTRUCTION EXECUTION

014A 70501000011F
 BGT MVA DR, DR : CANCEL MODIFY NXT
 BRU NOS : IF NO BR, FETCH NXT
 BUT DO NXT FIRST

014B B0DF1D003000
 AND MSR, '3000 : TEST(Z OR(N XOR V)=0)
 SZRDT : IF EQUAL 0, BRANCH
 ADD INSTRUCTION EXECUTION
 REGISTER DESTINATION

014C 7E070BF00000
 ADDR ADD X11, X8, X7; USLO : ADD SRC TO DSTN DATA
 SUBTRACT INSTRUCTION EXECUTION
 REGISTER DESTINATION

014D 7E270BF00000
 SUBR SUB X11, X8, X7; USLO : SUB SRC FROM DSTN
 INCREMENT INSTRUCTION EXECUTION
 REGISTER DESTINATION

014E 7E070B908000
 INCR ADD X11, X8, X7; PL1, US, UO : INCR DSTN BY 1
 QBYT : ALLOW BYTE OPERATION
 BRANCH IF NOT EQUAL INSTRUCTION EXECUTION

014F 70501000011F
 BNE MVA DR, DR : CANCEL MODIFY NXT
 BRU NOS : IF NO BR, FETCH NXT
 BUT DO NXT FIRST

0150 B0DF15000004
 AND PS, '24 : TEST ZERO SET
 SZRDT : IF = 1, BRANCH
 ONES COMPLEMENT INSTRUCTION EXECUTION - COM
 BUS DESTINATION

0151 73BF00000013
 COM CMA : READ DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0152 7C9016800094
 OCA RR, DR; MS : ONES COMPLEMENT DATA
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN
 NEGATE - TWOS COMPLEMENT INSTRUCTION EXECUTION - NEG
 BUS DESTINATION

0153 FFBF00000000
 NEG CMA : READ THE DSTN DATA

0154 704B16000013
 MVA RR, X11 : PUT DSTN DATA IN FILE
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0155 7E3008F0B094
 SUB X8, X11, DR; USLO : TWOS COMPLEMENT THE DATA
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN
 ADD CARRY INSTRUCTION EXECUTION - ADC
 BUS DESTINATION

0156 73BF00000013
 ADC CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0157 7E1016F0C094
 ADD RR, X12, DR; USLO : ADD CARRY TO DATA
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN
 SUB CARRY INSTRUCTION EXECUTION - SBC
 BUS DESTINATION

0158 73BF00000013
 SBC CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0159 7E3016F0C094
 SUB RR,X12,DR; USLO : SUB CARRY TO DATA
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

TEST INSTRUCTION EXECUTION - TST

015A 73BF00000013
 TST CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

015B 7C5016800000
 TSTR MVA RR,DR; MS : SET STATUS OF DATA
 QBYT : WORD OR BYTE

INCREMENT INSTRUCTION EXECUTION - INC
 BUS DESTINATION

015C 73BF00000013
 INC CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

015D 7E1016908094
 ADD RR,X8,DR; PL1, USO : ADD 1 TO DATA
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

DECREMENT INSTRUCTION EXECUTION - DEC
 BUS DESTINATION

015E 73BF00000013
 DEC CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

015F 7E3016908094
 SUB RR,X8,DR; PL1, USO : SUB 1 FROM DATA
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

ARITHMETIC SHIFT RIGHT INSTRUCTION EXECUTION - ASR
 BUS DESTINATION

0160 73BF00000013
 ASR CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0161 FF1016F0C094
 SRAS RR,DR; US, ULO : SHIFT DATA RIGHT 1 BIT
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

ARITHMETIC SHIFT LEFT INSTRUCTION EXECUTION - ASL
 BUS DESTINATION

0162 73BF00000013
 ASL CMA : READ THE DSTN DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0163 FF1016F04094
 SLLO RR,DR; USLO : SHIFT DATA LEFT 1 BIT
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

ROTATE LEFT INSTRUCTION EXECUTION - ROL
 BUS DESTINATION

0164 FFBF00000000
 ROL CMA : READ THE DSTN DATA

0165 73100C400013
 SRL0 X12,DR; UL : SHIFT CARRY INTO LINK
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0166 FF1016E04094
 SLLL RR,DR; USO : ROTATE DATA LEFT 1 BIT
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

ROTATE RIGHT INSTRUCTION EXECUTION - ROR
 BUS DESTINATION

0167 FFBF00000000
 ROR CMA : READ THE DSTN DATA

0168 73100C400013
 SRL0 X12,DR; UL : SHIFT CARRY INTO LINK
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

0169 FF1016E08094
 SLLL RR,DR; USO : ROTATE DATA RIGHT 1 BIT
 QBYT; WRT* : WORD OR BYTE, WRITE IN DSTN

EXECUTE MOV INSTRUCTION - BUS DESTINATION

016A 7C5008800094
 MOV MVA X8,DR; MS : MOVE SRC DATA TO DR
 QBYT; WRT* : WRT SRC TO DSTN

016B 73FF40000013
 BRU FNI : GO TO FETCH NXT
 SKPNX : SKIP EXEC. OF NXT CLOCK

EXECUTE BIS INSTRUCTION - BUS DESTINATION

016C 73BF00000013
 BIS CMA : READ DSTN OPR DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

016D 7D5016800094
 ORI RR,X8,DR; MS : SET BITS SPECIFIED BY SRC
 QBYT; WRT* : WRT SRC TO DSTN

EXECUTE BIT INSTRUCTION

016E 73BF00000013
 BIT CMA : READ DSTN OPR DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

016F 7CD016800000
 BITR AND RR,X8,DR; MS : TEST BITS SPECIFIED BY SRC
 QBYT : BYTE OR WORD

EXECUTE BIC INSTRUCTION - BUS DESTINATION

0170 73BF00000013
 BIC CMA : READ DSTN OPR DATA
 BRU FNI : GO TO FETCH NXT, DO NXT FIRST

```

0171 7CF016000094
      NDB RR,X8,DR; MS : CLEAR BITS SPECIFIED BY SRC
      QBYT; WRT*       : WRT SRC TO DSTN

      EXECUTE CMP INSTRUCTION

0172 FFBF00000000
      CMP CMA          : READ DSTN OPR DATA
0173 704B16000013
      MVA RR,X11       : MOVE DSTN DATA TO X11
      BRU FNI         : GO TO FETCH NXT

      COMPARE INSTRUCTION EXECUTION
      REGISTER DESTINATION

0174 7E3008F0B000
      CMPR SUB X8,X11,DR; USLO : SUB DSTN FROM SRC
      QBYT          : ALLOW BYTE MODE

      EXECUTE ADD INSTRUCTION - BUS DESTINATION

0175 73BF00000013
      ADD CMA          : READ DSTN OPR DATA
      BRU FNI         : GO TO FETCH NXT, DO NXT FIRST
0176 7E1016F00004
      ADD RR,X8,DR; USLO : ADD SRC AND DSTN DATA
      WRT           : WRITE TO DSTN

      SWAP INSTRUCTION EXECUTION - SWAP
      REGISTER DESTINATION

0177 730776000012
      SWAR SWAB *RR,X7     : SWAP UPPER/LOWER BYTES
      BRU SCU1           : GO UPDATE SWAP CONDITION CODES
      SKPNX             : SKIP NXT INSTR

      FATAL INTERRUPT DETECT

0178 777F9D00A109
      CPUX TSBT MSR,#10,PIXX : TEST ODD ADDR ERROR
      DNXIB          : IF YES, DO NXT AND BRANCH
0179 FC73000004E0
      MVB ,/'%4E0,SL       : RESET ADDR ERROR/SLY SYNC
017A 777F9D007091
      RENT TSBT MSR,#7,SKE  : TEST RED STACK LIMIT
      DNXIB          : IF YES, DO NXT AND BRANCH
017B FC6800000004
      MVB ,/'%4,X8        : SET STK ADDR/TRAP ADDR
017C 7F7FDD006106
      TSBF MSR,#6,DSY     : TEST MMU ERROR
      SKPIB          : SKIP NXT IF NO MMU ERROR

```

```

017D FC7300000400
      MVB ,/'%400,SL       : RESET MMU ERROR IND.
017E FC68000000A8
      MVB ,/'%A8,X8      : SET MMU TRAP VECTOR
017F 2C5FCF000183
      MVA X15
      BOVSF MUO          : DID MMU ERROR OCCUR IN
      SKPIB             : DM3 OR DM5, IF NOT, GO TO MUO
0180 FCDFF32007FC0
      AND *ER,'%7FC0     : MASK CURRENT INSTR.
0181 09DF12000D00
      XOR ER,'%0D00     : IS INSTR AN MTPI
      SZRDF             : IF NOT, SKIP NXT
0182 729F6610004B
      ADT *X6
      BRU EXCH          : UPDATE R6
      SKPHX             : GO TO STACK PROCESSOR
      SKPIB             : SKIP NEXT INSTR
0183 485FCE00004B
      MUO MVA X14
      BNGDF EXCH        : EXAMINE MMU ERROR ORIGIN
      SKPIB             : IF NOT IN STCK PS/PC GO TO STACK
      SKPIB             : AND SKIP NEXT
0184 70560C00004C
      MVA X12,RR
      BRU EXCH+01      : SAVE OLD PSW
      SKPIB             : ENTER STACK PSW/PC
0185 FCDFF2E007FFF
      AND *X14,'%7FFF   : REMOVE ORIGIN FLAG
0186 777F9D000092
      DSY TSBT MSR,#8,SKE1 : TEST DOUBLE SYNC ERROR
      DNXIB          : IF YES, DO NXT AND BRANCH
0187 FC6800000004
      MVB ,/'%4,X8      : SET STK ADDR/TRAP ADDR
0188 7F7FDD009015
      TSBF MSR,#9,PUP    : TEST SLAVE SYNC ERROR
      SKPIB             : IF NOT, SKIP NXT
0189 605F06000092
      PIXX MVA X6
      BODDT SKE1        : TEST STK FOR ODD ADDR
      SKPIB             : IF ODD, DO RED STACK
018A FC6800000004
      PIX MVB ,/'%4,X8  : SET TRAP VECTOR ADDR
018B 73FF4000004B
      BRU EXCH          : GO TO TRAP STACK
      SKPNX           : SKIP NXT

```


D0FF

.GET %D0FF

EMULATE TABLE CONTENTS

0001		.ORE %1
0001	1109	.DAT %1000+MOVR
0002	0174	.DAT CMPR
0003	116F	.DAT %1000+BITR
0004	1118	.DAT %1000+BICR
0005	1132	.DAT %1000+BISR
0006	014C	.DAT ADDR
0009		.ORE %9
0009	1509	.DAT %1400+MOVR
000A	0574	.DAT %400+CMPR
000B	156F	.DAT %1400+BITR
000C	1518	.DAT %1400+BICR
000D	1532	.DAT %1400+BISR
000E	014D	.DAT SUBR
0011		.ORE %11
0011	196A	.DAT %1800+MOV
0012	0172	.DAT CMP
0013	116E	.DAT %1000+BIT
0014	1970	.DAT %1800+BIC
0015	196C	.DAT %1000+BIS
0016	0975	.DAT %000+ADD
0019		.ORE %19
0019	1D6A	.DAT %1C00+MOV
001A	0572	.DAT %400+CMP

001C	1D70	.DAT %1C00+BIC
001D	1D6C	.DAT %1C00+BIS
001E	081C	.DAT %800+SUB
0024		.ORE %24
0024	1313	.DAT %1200+XORR
0027		.ORE %27
0027	F30A	.DAT %F200+S0B
002C		.ORE %2C
002C	1811	.DAT %1A00+XOR
002F		.ORE %2F
002F	F30A	.DAT %F200+S0B
0030		.ORE %30
0030	D18A	.DAT %D000+PIX
0031	D18A	.DAT %D000+PIX
0032	F103	.DAT %F000+EMT
0033	F107	.DAT %F000+TRAP
0034	F07A	.DAT %F000+JSR
0035	F07A	.DAT %F000+JSR
0036	F103	.DAT %F000+EMT
0037	F107	.DAT %F000+TRAP
0048		.ORE %48
0048	5514	.DAT %5400+CLRR
0049	3517	.DAT %3400+COMR
004A	454E	.DAT %4400+INCR
004B	4548	.DAT %4400+DECR
004C	0516	.DAT %400+NEGR
004D	0515	.DAT %400+ADCR

PAGE 003

004E 0549 .DAT %400+SBCR
 004F 2558 .DAT %2400+TSTR
 0050 0528 .DAT %400+RORR
 0051 0528 .DAT %400+ROLR
 0052 052E .DAT %400+ASRR
 0053 052F .DAT %400+ASLR
 0054 F274 .DAT %F200+MARK
 0055 E861 .DAT %E800+MFPR
 0056 E871 .DAT %E800+MTPR
 0057 9310 .DAT %9200+SXR
 0068 .ORE %68
 0068 5D6A .DAT %5C00+MOV
 0069 3D51 .DAT %3C00+COM
 006A 4D5C .DAT %4C00+INC
 006B 4D5E .DAT %4C00+DEC
 006C 0D53 .DAT %C00+NEG
 006D 0D56 .DAT %C00+ADC
 006E 0D58 .DAT %C00+SBC
 006F 255A .DAT %2400+TST
 0070 0D67 .DAT %C00+ROR
 0071 0D64 .DAT %C00+ROL
 0072 0D60 .DAT %C00+ASR
 0073 0D62 .DAT %C00+ASL
 0074 F274 .DAT %F200+MARK
 0075 E85D .DAT %E800+MFPI
 0076 E864 .DAT %E800+MTPI
 0077 9B0E .DAT %9A00+SXT

PAGE 004

0081 .ORE %81
 0081 F120 .DAT %F000+BR
 0082 F14F .DAT %F000+BNE
 0083 F144 .DAT %F000+BEQ
 0084 F146 .DAT %F000+BGE
 0085 F130 .DAT %F000+BGT
 0086 F14A .DAT %F000+BGT
 0087 F133 .DAT %F000+BLE
 0088 F142 .DAT %F000+BPL
 0089 F140 .DAT %F000+BMI
 008A F13D .DAT %F000+BHI
 008B F139 .DAT %F000+BLOS
 008C F13B .DAT %F000+BVC
 008D F137 .DAT %F000+BVS
 008E F135 .DAT %F000+BCC
 008F F119 .DAT %F000+BSC
 00A4 .ORE %A4
 00A4 D18A .DAT %D000+PIX
 00A5 D18A .DAT %D000+PIX
 00A6 D18A .DAT %D000+PIX
 00A7 D18A .DAT %D000+PIX
 00A8 F124 .DAT %F000+RTS
 00AC .ORE %AC
 00AC 2177 .DAT %2000+SWAR
 00B4 .ORE %B4
 00B4 F13F .DAT %F000+JMP
 00B5 F13F .DAT %F000+JMP

PAGE 005

00B6 F13F .DAT %F000+JMP
 00B7 F13F .DAT %F000+JMP
 00BA .ORE %BA
 00BA 011D .DAT CCC
 00BB 011B .DAT SCC
 00BC 2810 .DAT %2800+SWAB
 00BD 2810 .DAT %2800+SWAB
 00BE 2810 .DAT %2800+SWAB
 00BF 2810 .DAT %2800+SWAB
 00C0 .ORE %C0
 00C0 F01E .DAT %F000+HLTP
 00C1 F101 .DAT %F000+WAIT
 00C2 F082 .DAT %F000+RTI
 00C3 F0A1 .DAT %F000+BKP
 00C4 F105 .DAT %F000+LOT
 00C5 F0AF .DAT %F000+RSTC
 00C6 F081 .DAT %F000+RTT
 UPPER INTERRUPT ROM TABLE
 0000 .ORD %0
 0000 0020 .DAT HALT
 0001 0020 .DAT HALT
 0002 0020 .DAT HALT
 0003 0020 .DAT HALT
 0004 0020 .DAT HALT
 0005 0020 .DAT HALT
 0006 0020 .DAT HALT
 0007 0020 .DAT HALT

PAGE 006

```

0003 0020 .DAT HALT
0009 0020 .DAT HALT
000A 0020 .DAT HALT
000B 0020 .DAT HALT
000C 0020 .DAT HALT
000D 0020 .DAT HALT
000E 0020 .DAT HALT
000F 0020 .DAT HALT
0010 00A2 .DAT TBIT
0011 00A2 .DAT TBIT
0012 00A2 .DAT TBIT
0013 00A2 .DAT TBIT
0014 00A2 .DAT TBIT
0015 00A2 .DAT TBIT
0016 00A2 .DAT TBIT
0017 00A2 .DAT TBIT
0018 00A3 .DAT YSL
0019 00A3 .DAT YSL
001A 00A3 .DAT YSL
001B 00A3 .DAT YSL
001C 00B0 .DAT PFI
001D 00B0 .DAT PFI
001E 0000 .DAT %0000
001F FFFF .DAT %FFFF
0000 .ORD %0
00BB .EQU SMZ
00BD .EQU SM1

```

PAGE 007

```

00C0 .EQU SM2
00C2 .EQU SM3
00C5 .EQU SM4
00C7 .EQU SM5
00CA .EQU SM6
00CD .EQU SM7
0000 .ORD %0
00D0 .EQU DMZ
00D2 .EQU DM1
00D8 .EQU DM2A
00E0 .EQU DM3A
00E6 .EQU DM4A
00ED .EQU DM5A
00F1 .EQU DM6A
00FC .EQU DM7A
0000 .ORD %0
00D0 .EQU DMZ
00D2 .EQU DM1
00D4 .EQU DM2
00DD .EQU DM3
00E3 .EQU DM4
00E9 .EQU DM5
00F4 .EQU DM6
00F8 .EQU DM7
0000 .END

```