

Interfacing the NS32CG821 to the NS32CG16

National Semiconductor
 Application Note 576
 Chris Koehle
 Rich Levin
 May 1989



Interfacing the NS32CG821 to the NS32CG16

INTRODUCTION

This application note explains how to interface the NS32CG821 to the NS32CG16 microprocessor. It is assumed that the reader is familiar with the NS32CG16 access cycles and operation of the NS32CG821.

DESIGN DESCRIPTION


This design is a simple circuit to interface the NS32CG821 to the NS32CG16 and up to 8 Mbytes of DRAM. An access cycle begins when the NS32CG16 asserts the \overline{ADS} signal and places a valid address on the bus. The \overline{ADS} places a pair of 74F373 fall-through latches in fall-through mode and on the negating edge of \overline{ADS} latches the address to guarantee that the address is valid throughout the entire access. The \overline{ADS} signal is inverted to produce the signal ALE to the NS32CG821. On the next rising clock edge, after the ALE signal is asserted, the NS32CG821 will assert \overline{RAS} . After guaranteeing the row address hold time, t_{RAH} , the NS32CG821 will place the column address on the DRAM address bus, guarantee the column address setup time and assert \overline{CAS} . During read cycles, the DRAM will place valid data on the bus after the DRAM, t_{CAC} , timing has been met. During write cycles, \overline{CAS} will be delayed until after T_{3re} , to ensure that the CPU's write data is valid before \overline{CAS} is asserted.

The NS32CG821 will also take complete care of the DRAM's refresh needs. There is an internal 15 microsecond timer, and a refresh address counter. Refresh access arbitration will be controlled by an internal state machine. It will allow current cycles to complete before starting the refresh cycle. If a refresh cycle is in progress the NS32CG16 will be held off completing the access by asserting the CWAIT signal to the NS32CG16.

During programming of the chip, it is recommended that the user gate \overline{ML} (Mode Load) and \overline{TSO} (Timing State Output) for the connection onto the \overline{ML} pin of the NS32CG821. This is to ensure that the chip will be programmed while a valid access address is present.

Timing parameters are referenced to the numbers shown in the NS32CG821 data sheet, and are included in each equation in *italics* to indicate the target specifications that need to be satisfied. Times that begin with a "S" refer to the NS32CG821 data sheet unless otherwise stated times use "NS32CG821-20" part's parameters with heavy loading; these times are generally worse than the "NS32CG821-25" part. Times that begin with a "#" refer to the NS32CG16 data sheet. Equations are provided so that the user can calculate timing based on their frequency and application.

NS32CG16-NS32CG821 Connection Diagram



TL/F/10130-1

*Standard components in any NS32CG16 design.

AN-576

DESIGN TIMING PARAMETERS

Timing diagrams are supplied further on in this document.

Clock Period = T_{cp10} = 100 ns @ 10 MHz

= T_{cp15} = 66 ns @ 15 MHz

\$300: \overline{CS} Asserted to CLK High (only A20–A23 are used for decode)

14 ns Min @ NS32CG821-20, 13 ns Min @ NS32CG821-25

= T_1 – (CTTL to address valid + B-PAL delay)

= $T_{cp} - \#t_{AHv} - t_{Bpal}$

= 100 ns – 40 ns – 15 ns

= 45 ns @ 10 MHz

= 66 ns – 30 ns – 15 ns

= 21 ns @ 15 MHz

\$301a: ALE Setup to CLK High

16 ns Min @ NS32CG821-20,

15 ns Min @ NS32CG821-25

= T_1 – Inverter Max – CTTL to \overline{ADS}

= $T_{cp} - t_{plh} - \#t_{ADSa}$

= 100 ns – 5 ns – 35 ns

= 60 ns @ 10 MHz

= 66 ns – 5 ns – 26 ns

= 35 ns @ 15 MHz

\$302: ALE Pulse Width

18 ns Min @ NS32CG821-20,

13 ns Min @ NS32CG821-25

= $\#t_{ADSw}$

= 30 ns @ 10 MHz

= 25 ns @ 15 MHz

\$303 & \$304: Address Setup to CLK

20 ns Min @ NS32CG821-20,

18 ns Min @ NS32CG821-25

= T_1 – CTTL to Address – F373 In to Out

= $T_{cp} - t_{AHv} - t_{phl}$

= 100 ns – 40 ns – 6 ns

= 54 ns @ 10 MHz

= 66 ns – 30 ns – 6 ns

= 30 ns @ 15 MHz

\$310: \overline{WIN} Setup to CLK High that starts the access

\overline{RAS} (to guarantee \overline{CAS} is delayed)

–21 ns Min @ NS32CG821-20 &

–16 ns Min @ NS32CG821-25

= T_1 – (time until \overline{WR} active)

= $T_{cp} - (T_{cp} + t_{WRa})$

= 100 ns – (100 ns + 20 ns)

= –20 ns @ 10 MHz

= 66 ns – (66 ns + 15 ns)

= –15 ns @ 15 MHz

Timing parameter to guarantee \overline{RAS} Precharge with 2 Clock Precharge

\$29b: \overline{TSO} negated Setup to CLK High

with > 1 Period of Precharge

19 ns Min @ NS32CG821-20,

15 ns Min @ NS32CG821-25

= T_4 – CTTL to \overline{TSO} Inactive

= $T_{cp} - \#TSO_{ia}$

= 100 ns – 12 ns

= 88 ns @ 10 MHz

= 66 ns – 10 ns

= 56 ns @ 15 MHz

\overline{CWAIT} : Setup for Wait States, before T3re

$\#t_{CWs}$, 20 ns Min @ 10 MHz

& 15 MHz for NS32CG16

= $T_1 + T_2$ – (Time in T_1 until \overline{CS}

Asserted + \overline{CS} to \overline{WAIT} Asserted)

= $2T_{cp} - (\#T_{AHv} + t_{Bpal} + \$311)$

= 200 ns – (40 ns + 15 ns + 26 ns)

= 119 ns @ 10 MHz

= 133 ns – (30 ns + 15 ns + 22 ns)

= 66 ns @ 15 MHz

\overline{CWAIT} : Hold, after T3re

$\#t_{CWh}$, 5 ns Min @ 10 MHz

& 15 MHz for NS32CG16

= T3re to \overline{WAIT} Negated

= \$17 Min

= 7 ns @ NS32CG821-20

= 7 ns @ NS32CG821-25

\overline{CWAIT} : Setup for Termination of Access

$\#t_{CWs}$, 20 ns Min

@ 10 MHz & 15 MHz

for NS32CG16

= T_3 – CLK to \overline{WAIT} Negated

= $T_{cp} - \$17$ Max

= 100 ns – 39 ns

= 61 ns @ 10 MHz NS32CG821-20 Part

= 66 ns – 39 ns

= 27 ns @ 15 MHz NS32CG821-20 Part

DRAM SPECIFIC TIMING WHEN USING THE NS32CG16 @ 10 MHz

Since systems and DRAM times vary, the user is encouraged to change the following equations to match their system requirements. Timing has been supplied for systems with 0 or 1 wait states. The times assume worst case load. As such, the time will improve with lower circuit loads.

Zero Wait States Analysis for a 10 MHz NS32CG16

$$\begin{aligned}
 t_{RAC} &= T_2 + T_3 - \text{CLK to } \overline{\text{RAS}} - \text{Transceiver Delay} - \text{Data Setup} \\
 &= 2T_{cp} - \$307 - t_{phl} - \#t_{Dis} \\
 &= 200 \text{ ns} - 32 \text{ ns} - 7 \text{ ns} - 18 \text{ ns} \\
 &= \boxed{143 \text{ ns @ 10 MHz}} \text{ NS32CG821-20 Part}
 \end{aligned}$$

$$\begin{aligned}
 t_{AA} &= T_2 + T_3 - \text{CLK to Column Address Valid} - \text{Transceiver Delay} - \text{Data Setup} \\
 &= 2T_{cp} - \$316act - t_{phl} - \#t_{Dis} \\
 &= 200 \text{ ns} - 87 \text{ ns} - 7 \text{ ns} - 18 \text{ ns} \\
 &= \boxed{88 \text{ ns @ 10 MHz}} \text{ NS32CG821-20 Part}
 \end{aligned}$$

$$\begin{aligned}
 t_{CAC} &= T_2 + T_3 - \text{CLK to } \overline{\text{CAS}} - \text{Transceiver Delay} - \text{Data Setup} \\
 &= 2T_{cp} - \$308act - t_{phl} - \#t_{Dis} \\
 &= 200 \text{ ns} - 89 \text{ ns} - 7 \text{ ns} - 18 \text{ ns} \\
 &= \boxed{86 \text{ ns @ 10 MHz}} \text{ NS32CG821-20 Part}
 \end{aligned}$$

One Wait State Analysis for a 10 MHz NS32CG16

$$\begin{aligned}
 t_{RAC} &= T_2 + T_w + T_3 - \text{CLK to } \overline{\text{RAS}} - \text{Transceiver Delay} - \text{Data Setup} \\
 &= 3T_{cp} - \$307 - t_{phl} - \#t_{Dis} \\
 &= 300 \text{ ns} - 32 \text{ ns} - 7 \text{ ns} - 18 \text{ ns} \\
 &= \boxed{243 \text{ ns @ 10 MHz}} \text{ NS32CG821-20 Part}
 \end{aligned}$$

$$\begin{aligned}
 t_{AA} &= T_2 + T_w + T_3 - \text{CLK to Column Address Valid} - \text{Transceiver Delay} - \text{Data Setup} \\
 &= 3T_{cp} - \$316act - t_{phl} - \#t_{Dis} \\
 &= 300 \text{ ns} - 87 \text{ ns} - 7 \text{ ns} - 18 \text{ ns} \\
 &= \boxed{188 \text{ ns @ 10 MHz}} \text{ NS32CG821-20 Part}
 \end{aligned}$$

$$\begin{aligned}
 t_{CAC} &= T_2 + T_w + T_3 - \text{CLK to } \overline{\text{CAS}} - \text{Transceiver Delay} - \text{Data Setup} \\
 &= 3T_{cp} - \$308act - t_{phl} - \#t_{Dis} \\
 &= 300 \text{ ns} - 89 \text{ ns} - 7 \text{ ns} - 18 \text{ ns} \\
 &= \boxed{186 \text{ ns @ 10 MHz}} \text{ NS32CG821-20 Part}
 \end{aligned}$$

$\overline{\text{RAS}}$ Precharge Parameter (for both zero and one wait state)

$$\begin{aligned}
 t_{RP} &= \overline{\text{RAS}} \text{ Precharge Time} \\
 &\text{see DRAM data sheet (usually } < 100 \text{ ns)} \\
 &= T_4 + T_1 - \text{CTTL to } \overline{\text{TSO}} \text{ inactive} + \\
 &\quad [(\text{CLK high to } \overline{\text{RAS}} \text{ asserted}) - (\overline{\text{TSO}} \text{ negated to } \overline{\text{RAS}} \text{ negated})] \\
 &= 2T_{cp} - \#t_{TSOia} + \$53 \\
 &= 200 \text{ ns} - 12 \text{ ns} + 4 \text{ ns} \\
 &= \boxed{192 \text{ ns @ 10 MHz}} \text{ for NS32CG16}
 \end{aligned}$$

$\overline{\text{RAS}}$ Low During Refresh (for both zero and one wait state)

$$\begin{aligned}
 t_{RAS} &= \text{Programmed Clocks} - [(\text{CLK High to Refresh } \overline{\text{RAS}} \text{ asserted}) - (\text{CLK High to Refresh } \overline{\text{RAS}} \text{ negated})] \\
 &= 2T_{cp} - \$55 \\
 &= 200 \text{ ns} - 5 \text{ ns} \\
 &= \boxed{195 \text{ ns @ 10 MHz}} \text{ for NS32CG16}
 \end{aligned}$$

DRAM SPECIFIC TIMING WHEN USING THE NS32CG16 @ 15 MHz

The input DELCLK controls the internal delay line and should be a multiple of 2 MHz. Since DELCLK is 15 MHz (when directly connected to CTTL) and is not a multiple of 2 MHz, t_{RAH} and t_{ASC} will vary from the programmed times according to the equations listed below.

In addition, please note the following pertaining to the timing equations:

1. Times for t_{RAH} and t_{ASC} at light loads are specified 2 ns longer than for normal-heavy loads. (See data sheet specifications.)
2. Light load is defined as 4 banks of four x 4 DRAMs
3. When using normal-heavy loads at 15 MHz a DELCLK divisor of 8 is used and when using light loads at 15 MHz a DELCLK divisor of 7 is used.

$$\begin{aligned}
 t_{RAHact} &= 30 * [(\text{DELCLK divisor} * 2 \text{ MHz} / \text{DELCLK freq}) - 1] \text{ ns} + 15 \text{ ns} (+ 2 \text{ ns for light load only}) \\
 &= 30 * [(8 * 2 \text{ MHz} / 15 \text{ MHz}) - 1] \text{ ns} + 15 \text{ ns} \\
 &= \boxed{17 \text{ ns @ 15 MHz}} \\
 &\quad \text{Normal-Heavy Loads}
 \end{aligned}$$

$$\begin{aligned}
 &= 30 * [(7 * 2 \text{ MHz} / 15 \text{ MHz}) - 1] \text{ ns} + 15 \text{ ns} + 2 \text{ ns} \\
 &= \boxed{15 \text{ ns @ 15 MHz}} \\
 &\quad \text{Light Loads}
 \end{aligned}$$

$$\begin{aligned}
 t_{ASCact} &= 15 * [\text{DELCLK Divisor} * 2 \text{ MHz} / \text{DELCLK Freq}] \text{ ns} - 15 \text{ ns} (+ 2 \text{ ns for light load only}) \\
 &= 15 * [8 * 2 \text{ MHz} / 15 \text{ MHz}] \text{ ns} - 15 \text{ ns} \\
 &= \boxed{1 \text{ ns @ 15 MHz}} \\
 &\quad \text{Normal-Heavy Loads}
 \end{aligned}$$

$$\begin{aligned}
 &= 15 * [(7 * 2 \text{ MHz} / 15 \text{ MHz}) \text{ ns} - 15 \text{ ns} + 2 \text{ ns}] \\
 &= \boxed{1 \text{ ns @ 15 MHz}} \\
 &\quad \text{Light Loads}
 \end{aligned}$$

PARAMETER ADJUSTMENTS FOR 15 MHz DELCLK DUE TO CHANGED t_{RAH} and t_{ASC}

$$\begin{aligned}
 \$308act &= \text{CLK High to } \overline{\text{CAS}} = \text{Data Sheet Spec} + (\text{Actual } t_{RAH} - \text{Spec } t_{RAH}) + (\text{Actual } t_{ASC} - \text{Spec } t_{ASC}) \\
 &= 79 \text{ ns} + (17 \text{ ns} - 15 \text{ ns}) + (1 \text{ ns} - 0 \text{ ns}) \\
 &= \boxed{82 \text{ ns @ 15 MHz}} \text{ NS32CG821-25 Part} \\
 &\quad \text{Heavy Load}
 \end{aligned}$$

$$\begin{aligned}
 &= 89 \text{ ns} + (17 \text{ ns} - 15 \text{ ns}) + (1 \text{ ns} - 0 \text{ ns}) \\
 &= \boxed{92 \text{ ns @ 15 MHz}} \text{ NS32CG821-20 Part} \\
 &\quad \text{Heavy Load}
 \end{aligned}$$

$$\begin{aligned}
 &= 72 \text{ ns} + (15 \text{ ns} - 17 \text{ ns}) + (1 \text{ ns} - 2 \text{ ns}) \\
 &= \boxed{69 \text{ ns @ 15 MHz}} \text{ NS32CG821-25 Part} \\
 &\quad \text{Light Load}
 \end{aligned}$$

$$\begin{aligned}
 &= 81 \text{ ns} + (15 \text{ ns} - 17 \text{ ns}) + (1 \text{ ns} - 2 \text{ ns}) \\
 &= \boxed{78 \text{ ns @ 15 MHz}} \text{ NS32CG821-20 Part} \\
 &\quad \text{Light Load}
 \end{aligned}$$

\$316act

CLK High to Column Address Valid
= Data sheet Spec + (Actual t_{RAH} - Specified t_{RAH})
= 75 ns + (17 ns - 15 ns)

77 ns @ 15 MHz NS32CG821-20 Part
Normal-Heavy Load

87 ns + (17 ns - 15 ns)
89 ns @ 15 MHz NS32CG821-20 Part
Normal-Heavy Load

66 ns + (15 ns - 17 ns)
64 ns @ 15 MHz NS32CG821-25 Part
Light Load

78 ns + (15 ns - 17 ns)
76 ns @ 15 MHz NS32CG821-20 Part
Light Load

ZERO WAIT STATES ANALYSIS FOR A 15 MHz NS32CG16

t_{RAC}

$T_2 + T_3 - \text{CLK to } \overline{RAS} - \text{Transceiver Delay} - \text{Data Setup}$
 $= 2T_{cp} - \$307 - t_{phl} - \#t_{Dis}$
 $= 133 \text{ ns} - 26 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

85 ns NS32CG821-25 Part
Normal-Heavy Load

$= 133 \text{ ns} - 22 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

89 ns NS32CG821-25 Part
Light Load

t_{AA}

$T_2 + T_3 - \text{CLK to Column Address Valid} - \text{Transceiver Delay} - \text{Data Setup}$
 $= 2T_{cp} - \$316act - t_{phl} - \#t_{Dis}$
 $= 133 \text{ ns} - 77 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

34 ns NS32CG821-25 Part
Normal-Heavy Load

$= 133 \text{ ns} - 64 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

47 ns NS32CG821-25 Part
Light Load

t_{CAC}

$T_2 + T_3 - \text{CLK to } \overline{CAS} - \text{Transceiver Delay} - \text{Data Setup}$
 $= 2T_{cp} - \$308act - t_{phl} - \#t_{Dis}$
 $= 133 \text{ ns} - 82 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

29 ns NS32CG821-25 Part
Normal-Heavy Load

$= 133 \text{ ns} - 69 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

42 ns NS32CG821-25 Part
Light Load

ONE WAIT STATE ANALYSIS FOR A 15 MHz NS32CG16

t_{RAC}

$T_2 + T_w + T_3 - \text{CLK to } \overline{RAS} - \text{Transceiver Delay} - \text{Delay Setup}$
 $= 3T_{cp} - \$307 - t_{phl} - \#t_{Dis}$
 $= 200 \text{ ns} - 26 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

152 ns NS32CG821-25 Part
Normal-Heavy Load

$= 200 \text{ ns} - 22 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

156 ns NS32CG821-25 Part
Light Load

t_{AA}

$T_2 + T_w + T_3 - \text{CLK to Column Address Valid} - \text{Transceiver Delay} - \text{Data Setup}$
 $= 3T_{cp} - \$316act - t_{phl} - \#t_{Dis}$
 $= 200 \text{ ns} - 77 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

101 ns NS32CG821-25 Part
Normal-Heavy Load

$= 200 \text{ ns} - 64 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

114 ns NS32CG821-25 Part
Light Load

t_{CAC}

$T_2 + T_w + T_3 - \text{CLK to } \overline{CAS} - \text{Transceiver Delay} - \text{Data Setup}$
 $= 3T_{cp} - \$308act - t_{phl} - \#t_{Dis}$
 $= 200 \text{ ns} - 82 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

96 ns NS32CG821-25 Part
Normal-Heavy Load

$= 200 \text{ ns} - 69 \text{ ns} - 7 \text{ ns} - 15 \text{ ns}$

109 ns NS32CG821-25 Part
Light Load

\overline{RAS} PRECHARGE PARAMETER (FOR BOTH ZERO AND ONE WAIT STATE)

t_{RP}

\overline{RAS} Precharge Time
see DRAM data sheet (usually < 100 ns)

$T_4 + T_1 - \text{CTTL to } \overline{TSO} \text{ Inactive} + [(\text{CLK High to } \overline{RAS} \text{ Asserted}) - (\overline{TSO} \text{ Negated to } \overline{RAS} \text{ Negated})]$
 $= 2T_{cp} - t_{TSOia} + \53
 $= 133 \text{ ns} - 10 \text{ ns} + 4 \text{ ns}$

127 ns @ 15 MHz
for NS32CG16

\overline{RAS} LOW DURING REFRESH (FOR BOTH ZERO AND ONE WAIT STATE)

t_{RAS}

Programmed Clocks - [(CLK High to Refresh \overline{RAS} Asserted) - (CKL High to Refresh \overline{RAS} Negated)]

$= 2T_{cp} - \$55$
 $= 133 \text{ ns} - 6 \text{ ns}$

127 ns @ 15 MHz
for NS32CG16

Programming Bits*

Bit	Value	Description
R1, R0	1, 0	$\overline{\text{RAS}}$ Low during Refresh = 2T $\overline{\text{RAS}}$ Precharge Time = 2T
R3, R2	0, 0 1, 1	No Wait States during Non-Delayed Access One Wait State during Non-Delayed Access
R5, R4	0, 0	No Wait States during Burst
R6	User Defined	Add Wait States with $\overline{\text{WAITIN}}$
R9	User Defined	Staggered or all $\overline{\text{RAS}}$ Refresh
C0, C1, C2	**	Divisor for DELCLK
C3	***	Time between Refreshes
C6, C5, C4	User Defined	Depends on User's DRAM Configurations
C7	1	Choose $t_{\text{ASC}} = 0$ ns
C8	1	Choose $t_{\text{RAH}} = 15$ ns
C9	1	Delay $\overline{\text{CAS}}$ for Write Accesses
B0	1	Address Latches are Fall Through

* $\overline{\text{ECASO}}$, B1, and R7 must be programmed low and R8 must be programmed high for operation of chip.


**Choose C2, C1, C0 =

1, 0, 1 for NS32CG16 @ 10 MHz
0, 1, 0 for NS32CG16 @ 15 MHz, w/Heavy Load
0, 1, 1 for NS32CG16 @ 15 MHz, w/Light Load

*** Choose C3 =


0 for NS32CG16 @ 10 MHz
1 for NS32CG16 @ 15 MHz Normal-Heavy Load
0 for NS32CG16 @ 15 MHz Light Load

NS32CG16-NS32CG821 Dram Timing for 0 Wait States




TL/F/10130-2

NS32CG16-NS32CG821 DRAM Timing with One Wait State



Access Request during an Internal Refresh Cycle (for One Wait State during Access)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: onjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 19th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.