

**Designers Data Sheet**


**SWITCHMODE SERIES  
 NPN SILICON POWER TRANSISTORS**

The 2N6546 and 2N6547 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –

- High Temperature Performance Specified for:
- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



**\*MAXIMUM RATINGS**

Rating	Symbol	2N6546	2N6547	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	$V_{CEV}$	650	850	Vdc
Emitter Base Voltage	$V_{EB}$	9.0		Vdc
Collector Current – Continuous	$I_C$		15	Adc
– Peak (1)	$I_{CM}$		30	
Base Current – Continuous	$I_B$		10	Adc
– Peak (1)	$I_{BM}$		20	
Emitter Current – Continuous	$I_E$		25	Adc
– Peak (1)	$I_{EM}$		50	
Total Power Dissipation @ $T_C = 25^\circ C$	$P_D$		175	Watts
@ $T_C = 100^\circ C$			100	
Derate above $25^\circ C$			1.0	W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +200		$^\circ C$

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ C$

\*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle < 10%.



**2N6546**  
**2N6547**

**15 AMPERE  
 NPN SILICON  
 POWER TRANSISTORS**


**300 and 400 VOLTS  
 175 WATTS**

**Designer's Data for  
 "Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



STYLE 1  
 PIN 1 BASE  
 PIN 2 EMITTER  
 CASE COLLECTOR



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2.  $\overline{T}$  IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE  $\varnothing$ :

$$\varnothing \pm 0.13 (0.005) \varnothing T \sqrt{\varnothing} \varnothing$$

FOR LEADS

$$\varnothing \pm 0.13 (0.005) \varnothing T \sqrt{\varnothing} \varnothing \varnothing$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
D	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05  
 TO-204AA**

**\*ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
<b>OFF CHARACTERISTICS (1)</b>					
Collector-Emitter Sustaining Voltage ( $I_C = 100\text{ mA}$ , $I_B = 0$ )	$V_{CE0(sus)}$	300 400	—	Vdc	
Collector-Emitter Sustaining Voltage ( $I_C = 8.0\text{ A}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $T_C = 100^\circ\text{C}$ )	$V_{CEX(sus)}$	350 450	—	Vdc	
( $I_C = 15\text{ A}$ , $V_{clamp} = \text{Rated } V_{CE0} - 100\text{ V}$ , $T_C = 100^\circ\text{C}$ )		200 300	—		
Collector Cutoff Current ( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ )	$I_{CEV}$	—	1.0	mAdc	
( $V_{CEV} = \text{Rated Value}$ , $V_{BE(off)} = 1.5\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )		—	4.0		
Collector Cutoff Current ( $V_{CE} = \text{Rated } V_{CEV}$ , $R_{BE} = 50\ \Omega$ , $T_C = 100^\circ\text{C}$ )	$I_{CER}$	—	5.0	mAdc	
Emitter Cutoff Current ( $V_{EB} = 9.0\text{ Vdc}$ , $I_C = 0$ )	$I_{EBO}$	—	1.0	mAdc	
<b>SECOND BREAKDOWN</b>					
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ( $V_{CE} = 100\text{ Vdc}$ )	$I_{S/b}$	0.2	—	Adc	
<b>ON CHARACTERISTICS (1)</b>					
DC Current Gain ( $I_C = 5.0\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )	$h_{FE}$	12	60	—	
( $I_C = 10\text{ Adc}$ , $V_{CE} = 2.0\text{ Vdc}$ )		6.0	30		
Collector-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{CE(sat)}$	—	1.5	Vdc	
( $I_C = 15\text{ Adc}$ , $I_B = 3.0\text{ Adc}$ )		—	5.0		
( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )		—	2.5		
Base-Emitter Saturation Voltage ( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ )	$V_{BE(sat)}$	—	1.6	Vdc	
( $I_C = 10\text{ Adc}$ , $I_B = 2.0\text{ Adc}$ , $T_C = 100^\circ\text{C}$ )		—	1.6		
<b>DYNAMIC CHARACTERISTICS</b>					
Current-Gain – Bandwidth Product ( $I_C = 500\text{ mAdc}$ , $V_{CE} = 10\text{ Vdc}$ , $f_{test} = 1.0\text{ MHz}$ )	$f_T$	6.0	28	MHz	
Output Capacitance ( $V_{CB} = 10\text{ Vdc}$ , $I_E = 0$ , $f_{test} = 1.0\text{ MHz}$ )	$C_{ob}$	125	500	pF	
<b>SWITCHING CHARACTERISTICS</b>					
<b>Resistive Load</b>					
Delay Time	$(V_{CC} = 250\text{ V}$ , $I_C = 10\text{ A}$ , $I_{B1} = I_{B2} = 2.0\text{ A}$ , $t_p = 100\ \mu\text{s}$ , Duty Cycle $\leq 2.0\%$ )	$t_d$	—	0.05	$\mu\text{s}$
Rise Time		$t_r$	—	1.0	$\mu\text{s}$
Storage Time		$t_s$	—	4.0	$\mu\text{s}$
Fall Time		$t_f$	—	0.7	$\mu\text{s}$
<b>Inductive Load, Clamped</b>					
Storage Time	$(I_C = 10\text{ A(pk)}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $T_C = 100^\circ\text{C}$ )	$t_s$	—	5.0	$\mu\text{s}$
Fall Time		$t_f$	—	1.5	$\mu\text{s}$
<b>Typical</b>					
Storage Time	$(I_C = 10\text{ A(pk)}$ , $V_{clamp} = \text{Rated } V_{CEX}$ , $I_{B1} = 2.0\text{ A}$ , $V_{BE(off)} = 5.0\text{ Vdc}$ , $T_C = 25^\circ\text{C}$ )	$t_s$	2.0	$\mu\text{s}$	
Fall Time		$t_f$	0.09	$\mu\text{s}$	

\*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGE




FIGURE 4 - TEMPERATURE COEFFICIENTS




FIGURE 5 - TURN-ON TIME





FIGURE 6 - TURN-OFF TIME



MAXIMUM RATED SAFE OPERATING AREAS

FIGURE 7 - FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 - REVERSE BIAS SAFE OPERATING AREA





FIGURE 9 - POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ - $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

$T_J(\text{pk})$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 10 - THERMAL RESPONSE



3

**MOTOROLA**  
**SEMICONDUCTOR**  
**TECHNICAL DATA**

**2N6576**  
**2N6577**  
**2N6578**


**NPN SILICON POWER DARLINGTON TRANSISTORS**

General-purpose EpiBase power Darlington transistors, suitable for linear and switching applications.

- Replacement for 2N3055 and Driver
- High Gain Darlington Performance
- Built-In Diode Protection for Reverse Polarity Protection
- Can Be Driven from Low-Level Logic
- Popular Voltage Range
- Operating Range – –65 to +200°C

**15 AMPERE**  
**POWER TRANSISTORS**

**NPN SILICON**  
**DARLINGTON**  
**60, 90, 120 VOLTS**  
**120 WATTS**



**\*MAXIMUM RATINGS**



Rating	Symbol	2N6576	2N6577	2N6578	Unit
Collector-Emitter Voltage	V <sub>CEO(sus)</sub>	60	90	120	Vdc
Collector-Base Voltage	V <sub>CB</sub>	60	90	120	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	← 7.0 →			Vdc
Collector Current – Continuous	I <sub>C</sub>	← 15 →			A dc
		← 30 →			
Base Current – Continuous	I <sub>B</sub>	← 0.25 →			A dc
		← 0.50 →			
Emitter Current – Continuous	I <sub>E</sub>	← 15.25 →			A dc
		← 30.5 →			
Total Power Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>	← 120 →			Watts
		← 0.685 →			
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	← -65 to +200 →			°C

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	1.46	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for 10s.	T <sub>L</sub>	265	°C

\*Indicates JEDEC Registered Data

**DARLINGTON SCHEMATIC**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	22.23	—	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

**CASE 11-03**  
**TO-3**